

## INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54/74 (U.L.)</b> HIGH/LOW	54/74LS (U.L.) HIGH/LOW	
A0 — A3	Word A Inputs	3.0/3.0	1.5/0.75	
B0 — B3	Word B Inputs	3.0/3.0	1.5/0.75	
A = B	A = B Expansion Input	3.0/3.0	1.5/0.75	
IA < B, IA > B	A < B, A > B Expansion Inputs	1.0/1.0	0.5/0.25	
0a > b	A Greater Than B Output	10/10	10/5.0	
			(2.5)	
0a < b	A Less Than B Output	10/10	10/5.0	
			(2.5)	
Oa = b	A Equal B Output	10/10	10/5.0	
			(2.5)	

85

**FUNCTIONAL DESCRIPTION**—The '85 compares two 4-bit words (A, B). Each word has four parallel inputs  $(A_0 - A_3, B_0 - B_3)$  of which  $A_3$  and  $B_3$  are the most significant. Three expander inputs  $(I_A > B, I_A < B, I_A = B)$  allow cascading without external gates. The three outputs  $(O_A > B, O_A < B, O_A = B)$  have only two gate delays from the expander inputs, thus reducing the delay time when units are cascaded for long words. The  $I_A = B$  input to the least significant position must be held HIGH for proper compare operation. For serial (ripple) expansion, the A > B, A < B and A = B outputs are connected respectively to the  $I_A > B$ ,  $I_A < B$ , and  $I_A = B$  inputs of the next most significant comparator.



LOGIC DIAGRAM





## AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$ , $T_A = +25^{\circ}C$ (See Section 3 for waveforms and load configurations)

		54/74	54/74LS		
SYMBOL	PARAMETER	C <sub>L</sub> = 15 pF R <sub>L</sub> = 400 Ω	C <sub>L</sub> = 15 pF	UNITS	CONDITIONS
		Min Max	Min Max		
tPLH tPHL	Propagation Delay A <sub>n</sub> or B <sub>n</sub> to O <sub>A</sub> > <sub>B</sub> or O <sub>A</sub> < <sub>B</sub>	26 30	36 30	ns	Figs. 3-1, 3-20
tPLH tPHL	Propagation Delay $A_n$ or $B_n$ to $O_A = B$	35 30	45 45	ns	Figs. 3-1, 3-20
tplH tpHL	Propagation Delay An I <sub>XX</sub> to O <sub>A</sub> > <sub>B</sub> or O <sub>A</sub> < <sub>B</sub>	11 17	22 17	ns	Figs. 3-1, 3-4
tPLH tPHL	Propagation Delay IA = в to ОА = в	20 17	22 17	ns	Figs. 3-1, 3-5