

## 74LVX3245

# 8-Bit Dual Supply Translating Transceiver with 3-STATE Outputs

### **General Description**

The LVX3245 is a dual-supply, 8-bit translating transceiver that is designed to interface between a 3V bus and a 5V bus in a mixed 3V/5V supply environment. The Transmit/Receive (T/ $\overline{\mathbb{R}}$ ) input determines the direction of data flow. Transmit (active-HIGH) enables data from A ports to B ports; Receive (active-LOW) enables data from B ports to A ports. The Output Enable input, when HIGH, disables both A and B ports by placing them in a HIGH Z condition. The A port interfaces with the 3V bus; the B port interfaces with the 5V bus.

The LVX3245 is suitable for mixed voltage applications such as notebook computers using 3.3V CPU and 5V peripheral components.

#### **Features**


- Bidirectional interface between 3V and 5V buses
- Inputs compatible with TTL level
- 3V data flow at A port and 5V data flow at B port
- Outputs source/sink 24 mA
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Available in SOIC, QSOP and TSSOP packages
- Implements proprietary EMI reduction circuitry
- Functionally compatible with the 74 series 245

## **Ordering Code:**

Order Number	Package Number	Package Description						
74LVX3245WM	M24B	24-Lead (0.300" Wide) Molded Small Outline Package (WM)						
74LVX3245QSC	MQA24	24-Lead (0.150" Wide) Molded Shrink Small Outline Package, JEDEC						
74LVX3245MTC	MTC24	24-Lead Thin Shrink Small Outline Package JEDEC 4.4mm Body Width						

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

#### Logic Symbol



## **Connection Diagram**



## **Pin Descriptions**


Pin Names	Description
ŌĒ	Output Enable Input
T/R	Transmit/Receive Input
A <sub>0</sub> -A <sub>7</sub> B <sub>0</sub> -B <sub>7</sub>	Side A Inputs or 3-STATE Outputs
B <sub>0</sub> -B <sub>7</sub>	Side B Inputs or 3-STATE Outputs

## **Truth Table**

Inp	uts	Outputs			
ŌĒ	T/R				
L	L	Bus B Data to Bus A			
L	Н	Bus A Data to Bus B			
Н	×	HIGH-Z State			

H = High Voltage Level
L = Low Voltage Level
I = Immaterial

## **Logic Diagram**



#### **Absolute Maximum Ratings** (Note 1)

-0.5V to +7.0V Supply Voltage ( $V_{CCA}$ ,  $V_{CCB}$ ) DC Input Voltage (V<sub>I</sub>) @  $\overline{OE}$ , T/ $\overline{R}$ -0.5V to  $V_{\rm CCB}$  + 0.5V DC Input/Output Voltage (V<sub>I/O</sub>) @ A(n) -0.5V to  $V_{\rm CCA}$  + 0.5V -0.5V to  $V_{\rm CCB}$  + 0.5V @ B(n) ±20 mA DC Output Diode Current (IOK) ±50 mA DC Output Source or Sink Current (I<sub>O</sub>) ±50 mA DC  $V_{CC}$  or Ground Current per Output Pin ( $I_{CC}$  or  $I_{GND}$ ) ±50 mA and Max Current @ I<sub>CCA</sub> ±100 mA @  $I_{CCB}$ ±200 mA Storage Temperature Range -65°C to +150°C  $(T_{STG})$ 

## Recommended Operating Conditions (Note 2)

Supply Voltage  $V_{CCA}$ 2.7V to 3.6V 4.5V to 5.5V 0V to V<sub>CCB</sub> Input Voltage  $(V_I)$  @  $\overline{OE}$  ,  $T/\overline{R}$ Input/Output Voltage (V<sub>I/O</sub>) @ A(n) 0V to  $V_{\text{CCA}}$ @ B(n) 0V to  $V_{\rm CCB}$ -40°C to +85°C Free Air Operating Temperature (T<sub>A</sub>) Minimum Input Edge Rate (Δt/ΔV) 8 ns/V  $V_{\text{IN}}$  from 30% to 70% of  $V_{\text{CC}}$  $V_{CC}$  @ 3.0V, 4.5V, 5.5V

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

dai device operation.

Note 2: Unused Pins (inputs and I/Os) must be held HIGH or LOW. They may not float.

#### **DC Electrical Characteristics**

DC Latch-Up Source or

Sink Current

Symbol	Parameter		V <sub>CCA</sub>	V <sub>CCB</sub>	T <sub>A</sub> = +25°C		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions
•			(V)	(V)	Тур С		Suaranteed Limits	Units	
V <sub>IHA</sub>	Minimum High	A(n), T/R,	3.6	5.0		2.0	2.0	V	$V_{OUT} \le 0.1V$ or $\ge V_{CC} - 0.1V$
	Level Input Voltage	ŌĒ	2.7	5.0		2.0	2.0		≥ V <sub>CC</sub> - U.1V
V <sub>IHB</sub>	]	B(n)	3.3	4.5		2.0	2.0		
			3.3	5.5		2.0	2.0		
V <sub>ILA</sub>	Maximum Low	A(n), T/R,	3.6	5.0		0.8	0.8	V	V <sub>OUT</sub> ≤ 0.1V or
	Level Input Voltage	ŌĒ	2.7	5.0		0.8	0.8		≥ V <sub>CC</sub> -0.1V
V <sub>ILB</sub>	]	B(n)	3.3	4.5		0.8	0.8		
			3.3	5.5		0.8	0.8		
V <sub>OHA</sub>	Minimum High Level	•	3.0	4.5	2.99	2.9	2.9	V	I <sub>OUT</sub> = -100 μA
	Output Voltage		3.0	4.5	2.65	2.35	2.25		I <sub>OH</sub> = -24 mA
			2.7	4.5	2.5	2.3	2.2		I <sub>OH</sub> = -12 mA
			2.7	4.5	2.3	2.1	2.0		I <sub>OH</sub> = -24 mA
V <sub>OHB</sub>	1		3.0	4.5	4.5	4.4	4.4	V	I <sub>OUT</sub> = -100 μA
			3.0	4.5	4.25	3.86	3.76		I <sub>OH</sub> = -24 mA
V <sub>OLA</sub>	Maximum Low Level		3.0	4.5	0.002	0.1	0.1	V	I <sub>OUT</sub> =100 μA
	Output Voltage		3.0	4.5	0.21	0.36	0.44		I <sub>OL</sub> = 24 mA
			2.7	4.5	0.11	0.36	0.44		I <sub>OL</sub> = 12 mA
			2.7	4.5	0.22	0.42	0.5		I <sub>OL</sub> = 24 mA
V <sub>OLB</sub>	]		3.0	4.5	0.002	0.1	0.1	V	I <sub>OUT</sub> = 100 μA
			3.0	4.5	0.18	0.36	0.44		I <sub>OL</sub> = 24 mA
IN	Maximum Input								V <sub>I</sub> = V <sub>CCB</sub> , GND
	Leakage Current		3.6	5.5		±0.1	±1.0	μA	
	@ OE, T/R								
OZA	Maximum 3-STATE								$V_I = V_{IL}, V_{IH}$
	Output Leakage		3.6	5.5		±0.5	±5.0	μA	OE = V <sub>CCA</sub>
	@ A(n)								V <sub>O</sub> = V <sub>CCA</sub> , GND
OZB	Maximum 3-STATE								$V_I = V_{IL}, V_{IH}$
	Output Leakage		3.6	5.5		±0.5	±5.0	μA	OE = V <sub>CCA</sub>
	@ B(n)								V <sub>O</sub> = V <sub>CCB</sub> , GND
Δl <sub>CC</sub>	Maximum	B(n)	3.6	5.5	1.0	1.35	1.5	mA	$V_I = V_{CCB} - 2.1V$
	I <sub>CCT</sub> /Input @	A(n), T/R,	3.6	5.5		0.35	0.5	mA	V <sub>I</sub> = V <sub>CCA</sub> -0.6V
		ŌĒ							

±300 mA

www.fairchildsemi.com

## DC Electrical Characteristics (Continued)

Symbol	Parameter	V <sub>CCA</sub>	V <sub>CCB</sub> (V)	T <sub>A</sub> = +25°C		T <sub>A</sub> = -40°C to +85°C	Units	Conditions	
		(V)		Тур	Guaranteed Limits		Uillis		
I <sub>CCA</sub>	Quiescent V <sub>CCA</sub>							A(n) = V <sub>CCA</sub> or GND	
	Supply Current	3.6	5.5		5	50	μA	$B(n) = V_{CCB}$ or GND,	
								$\overline{OE}$ = GND, T/ $\overline{R}$ = GND	
I <sub>CCB</sub>	Quiescent V <sub>CCB</sub>							A(n) = V <sub>CCA</sub> or GND	
	Supply Current	3.6	5.5		8	80	μA	$B(n) = V_{CCB}$ or GND,	
								$\overline{OE}$ = GND, T/ $\overline{R}$ = V <sub>CCA</sub>	
V <sub>OLPA</sub>	Quiet Output Maximum	3.3	5.0		0.8		V	(Note 4) (Note 5)	
$V_{OLPB}$	Dynamic V <sub>OL</sub>	3.3	5.0		1.5				
V <sub>OLVA</sub>	Quiet Output Minimum	3.3	5.0		-0.8		V	(Note 4) (Note 5)	
$V_{OLVB}$	Dynamic V <sub>OL</sub>	3.3	5.0		-1.2				
V <sub>IHDA</sub>	Minimum High Level	3.3	5.0		2.0		V	(Note 4) (Note 6)	
$V_{IHDB}$	Dynamic Input Voltage	3.3	5.0		2.0				
V <sub>ILDA</sub>	Maximum Low Level	3.3	5.0		0.8		V	(Note 4) (Note 6)	
$V_{ILDB}$	Dynamic Input Voltage	3.3	5.0		0.8				

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: Worst case package.

Note 5: Max number of outputs defined as (n). Data inputs are driven 0V to  $V_{CC}$  level; one output at GND.

Note 6: Max number of Data Inputs (n) switching. (n-1) inputs switching 0V to V<sub>CC</sub> level. Input-under-test switching: V<sub>CC</sub> level to threshold (V<sub>IHD</sub>), 0V to threshold (V<sub>IID</sub>), f = 1 MHz.

### **AC Electrical Characteristics**

		T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF V <sub>CCA</sub> = 3.3V (Note 8) V <sub>CCB</sub> =5.0V (Note 7)			T <sub>A</sub> = -40°C to	o +85°C	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $C_L = 50 \text{ pF}$ $V_{CCA} = 2.7\text{V}$		
					C <sub>L</sub> = 50	pF			
Symbol	Parameters				V <sub>CCA</sub> = 3.3V	(Note 8)			Units
					V <sub>CCB</sub> = 5.0V (Note 7)		V <sub>CCB</sub> =5.0V (Note 7)		
		Min	Тур	Max	Min	Max	Min	Max	
t <sub>PHL</sub>	Propagation Delay	1.0	5.4	8.0	1.0	8.5	1.0	9.0	ns
t <sub>PLH</sub>	A to B	1.0	5.6	7.5	1.0	8.0	1.0	8.5	
t <sub>PHL</sub>	Propagation Delay	1.0	5.1	7.5	1.0	8.0	1.0	8.5	ns
t <sub>PLH</sub>	B to A	1.0	5.7	7.5	1.0	8.0	1.0	8.5	
t <sub>PZL</sub>	Output Enable	1.0	4.8	8.0	1.0	8.5	1.0	9.0	ns
$t_{PZH}$	Time OE to B	1.0	6.3	8.5	1.0	9.0	1.0	9.5	
t <sub>PZL</sub>	Output Enable	1.0	6.3	8.5	1.0	9.0	1.0	9.5	ns
$t_{PZH}$	Time OE to A	1.0	6.8	9.0	1.0	9.5	1.0	10.0	
t <sub>PHZ</sub>	Output Disable	1.0	5.3	7.5	1.0	8.0	1.0	8.5	ns
$t_{PLZ}$	Time OE to B	1.0	4.2	7.0	1.0	7.5	1.0	8.0	
t <sub>PHZ</sub>	Output Disable	1.0	5.3	8.0	1.0	8.5	1.0	9.0	ns
$t_{PLZ}$	Time OE to A	1.0	3.7	6.5	1.0	7.0	1.0	7.5	
toshl	Output to Output								
toslh	Skew (Note 9)		1.0	1.5		1.5		1.5	ns
	Data to Output								

Note 7: Voltage Range 5.0V is 5.0V ±0.5V.

Note 8: Voltage Range 3.3V is 3.3V ±0.3V.

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t<sub>OSHL</sub>) or LOW to HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.


#### Capacitance


<u> </u>					
Symbol	Parameter		Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance		4.5	pF	V <sub>CC</sub> = Open
C <sub>I/O</sub>	Input/Output		15	pF	V <sub>CCA</sub> = 3.3V
	Capacitance				V <sub>CCB</sub> = 5.0V
C <sub>PD</sub>	Power Dissipation	$A \to B$	55	pF	V <sub>CCB</sub> = 5.0V
	Capacitance	B  o A	40		V <sub>CCA</sub> = 3.3V


Note 10:  $C_{PD}$  is measured at 10 MHz


## 8-Bit Dual Supply Translating Transceiver

The LVX3245 is a dual supply device capable of bidirectional signal translation. This level shifting ability provides an efficient interface between low voltage CPU local bus with memory and a standard bus defined by 5V I/O levels. The device control inputs can be controlled by either the low voltage CPU and core logic or a bus arbitrator with 5V I/O levels. Manufactured on a sub-micron CMOS process, the LVX3245 is ideal for mixed voltage applications such as notebook computers using 3.3V CPU's and 5V peripheral devices.









#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMI-CONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Fairchild Semiconductor Corporation Americas Customer Response Center

Tel: 1-888-522-5372

Fairchild Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86 Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 8 141-35-0
English Tel: +44 (0) 1 793-85-68-56
Italy Tel: +39 (0) 2 57 5631

Fairchild Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon

Fax: 81-3-5620-6179 Hong Kong Tel: +852 2737-7200 Fax: +852 2314-0061

National Semiconductor

Tel: 81-3-5620-6175

Japan Ltd.

www.fairchildsemi.com