



May 1998

## 74LVX74

### Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop

#### General Description

The LVX74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary ( $Q$ ,  $\bar{Q}$ ) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input.

##### Asynchronous Inputs:

LOW input to  $\bar{S}_D$  (Set) sets  $Q$  to HIGH level

LOW input to  $\bar{C}_D$  (Clear) sets  $Q$  to LOW level

Clear and Set are independent of clock

Simultaneous LOW on  $\bar{C}_D$  and  $\bar{S}_D$  makes both  $Q$  and  $\bar{Q}$  HIGH

#### Features


- Input voltage level translation from 5V to 3V
- Ideal for low power/low noise 3.3V applications
- Available in SOIC JEDEC, SOIC EIAJ and TSSOP packages
- Guaranteed simultaneous switching noise level and dynamic threshold performance

#### Ordering Code:

Order Number	Package Number	Package Description
74LVX74M	M14A	14-Lead (0.150" Wide) Molded Small Outline Package SOIC JEDEC
74LVX74SJ	M14D	14-Lead Small Outline Package SOIC EIAJ
74LVX74MTC	MTC14	14-Lead Thin Shrink Small Package TSSOP

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.




#### Connection Diagram



#### Pin Descriptions

Pin Names	Description
D <sub>1</sub> , D <sub>2</sub>	Data Inputs
CP <sub>1</sub> , CP <sub>2</sub>	Clock Pulse Inputs
CD <sub>1</sub> , CD <sub>2</sub>	Direct Clear Inputs
SD <sub>1</sub> , SD <sub>2</sub>	Direct Set Inputs
Q <sub>1</sub> , Q <sub>2</sub> , Q-bar <sub>1</sub> , Q-bar <sub>2</sub>	Outputs

## Logic Symbols



## Truth Table

(Each Half)

Inputs				Outputs	
$\bar{S}_D$	$\bar{C}_D$	CP	D	Q	$\bar{Q}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H	H
H	H	✓	H	H	L
H	H	✓	L	L	H
H	H	L	X	$Q_0$	$\bar{Q}_0$

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

✓ = LOW-to-HIGH Clock Transition

$Q_0(\bar{Q}_0)$  = Previous Q( $\bar{Q}$ ) before LOW-to-HIGH Transition of Clock

### Absolute Maximum Ratings (Note 1)

Supply Voltage ( $V_{CC}$ )	-0.5V to +7.0V
DC Input Diode Current ( $I_{IK}$ ) $V_I = -0.5V$	-20 mA
DC Input Voltage ( $V_I$ )	-0.5V to 7V
DC Output Diode Current ( $I_{OK}$ ) $V_O = -0.5V$	-20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage ( $V_O$ )	-0.5V to $V_{CC} + 0.5V$
DC Output Source or Sink Current ( $I_O$ )	$\pm 25$ mA
DC $V_{CC}$ or Ground Current ( $I_{CC}$ or $I_{GND}$ )	$\pm 50$ mA
Storage Temperature ( $T_{STG}$ )	-65°C to +150°C
Power Dissipation	180 mW

### Recommended Operating Conditions (Note 2)

Supply Voltage ( $V_{CC}$ )	2.0V to 3.6V
Input Voltage ( $V_I$ )	0V to 5.5V
Output Voltage ( $V_O$ )	0V to $V_{CC}$
Operating Temperature ( $T_A$ )	-40°C to +85°C
Input Rise and Fall Time ( $\Delta t/\Delta V$ )	0 ns/V to 100 ns/V

**Note 1:** The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

**Note 2:** Unused inputs must be held HIGH or LOW. They may not float.

### DC Electrical Characteristics

Symbol	Parameter	$V_{CC}$	$T_A = +25^\circ C$			Units	Conditions
			Min	Typ	Max		
$V_{IH}$	High Level Input Voltage	2.0	1.5			V	
		3.0	2.0				
		3.6	2.4				
$V_{IL}$	Low Level Input Voltage	2.0			0.5	V	
		3.0			0.8		
		3.6			0.8		
$V_{OH}$	High Level Output Voltage	2.0	1.9	2.0		V	$V_{IN} = V_{IL}$ or $V_{IH}$ $I_{OH} = -50$ $\mu A$ $I_{OH} = -50$ $\mu A$ $I_{OH} = -4$ mA
		3.0	2.9	3.0			
		3.0	2.58		2.48		
$V_{OL}$	Low Level Output Voltage	2.0		0.0	0.1	V	$V_{IN} = V_{IL}$ or $V_{IH}$ $I_{OL} = 50$ $\mu A$ $I_{OL} = 50$ $\mu A$ $I_{OL} = 4$ mA
		3.0		0.0	0.1		
		3.0		0.36	0.44		
$I_{IN}$	Input Leakage Current	3.6		$\pm 0.1$		$\mu A$	$V_{IN} = 5.5V$ or GND
$I_{CC}$	Quiescent Supply Current	3.6		2.0		$\mu A$	$V_{IN} = V_{CC}$ or GND

### Noise Characteristics

Symbol	Parameter	$V_{CC}$ (V)	$T_A = 25^\circ C$		Units	$C_L$ (pF)
			Typ	Limit		
$V_{OLP}$	Quiet Output Maximum Dynamic $V_{OL}$	3.3	0.3	0.5	V	50
$V_{OLV}$	Quiet Output Minimum Dynamic $V_{OL}$	3.3	-0.3	-0.5	V	50
$V_{IHD}$	Minimum High Level Dynamic Input Voltage	3.3		2.0	V	50
$V_{ILD}$	Maximum Low Level Dynamic Input Voltage	3.3		0.8	V	50

Input  $t_r = t_f = 3$  ns

## AC Electrical Characteristics

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C			T <sub>A</sub> = -40°C to +85°C		Units	C <sub>L</sub> (pF)
			Min	Typ	Max	Min	Max		
			2.7		7.3	15	1.0	18.5	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CP <sub>n</sub> to Q <sub>n</sub> or $\overline{Q}_n$	2.7		9.8	18.5	1.0	22	ns	15
				5.7	9.7	1.0	11.5		50
		3.3 ±0.3		8.2	13.2	1.0	15		15
									50
	Propagation Delay $\overline{C}_{Dn}$ to $\overline{S}_{Dn}$ to Q <sub>n</sub> or $\overline{Q}_n$	2.7		8.4	15.6	1.0	18.5	ns	15
				10.9	19.1	1.0	22		50
		3.3 ±0.3		6.6	10.1	1.0	12		15
				9.1	13.6	1.0	15.5		50
t <sub>W</sub>	CP <sub>n</sub> or $\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ Pulse Width	2.7	8.5			10		ns	
		3.3 ±0.3	6			7			
t <sub>S</sub>	Setup Time D <sub>n</sub> to CP <sub>n</sub>	2.7	8.0			9.5		ns	
		3.3 ±0.3	5.5			6.5			
t <sub>H</sub>	Hold Time D <sub>n</sub> to CP <sub>n</sub>	2.7	0.5			0.5		ns	
		3.3 ±0.3	0.5			0.5			
t <sub>rec</sub>	Recovery Time $\overline{C}_{Pn}$ or $\overline{S}_{Dn}$ to CP <sub>n</sub>	2.7	6.5			7.5		ns	
		3.3 ±0.3	5.0			5.0			
f <sub>max</sub>	Maximum Clock Frequency	2.7	55	135		50		MHz	15
			45	60		40			50
		3.3 ±0.3	95	145		80			15
			60	85		50			50
t <sub>OSLH</sub> t <sub>OSH</sub>	Output to Output Skew (Note 3)	2.7			1.5		1.5	ns	50

Note 3: Parameter guaranteed by design. t<sub>OSLH</sub> = |t<sub>PLHm</sub> - t<sub>PLHn</sub>|, t<sub>OSH</sub> = |t<sub>PHLm</sub> - t<sub>PHLn</sub>|



## Capacitance

Symbol	Parameter	T <sub>A</sub> = +25°C			T <sub>A</sub> = -40°C to +85°C		Units
		Min	Typ	Max	Min	Max	
C <sub>IN</sub>	Input Capacitance		4	10		10	pF
C <sub>PD</sub>	Power Dissipation Capacitance (Note 4)		25				pF



Note 4: C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

$$\text{Average operating current can be obtained by the equation: } I_{CC(\text{opr.})} = \frac{C_{PD} \times V_{CC} \times f_{IN} + I_{CC}}{2 \text{ (per F/F)}}$$

**Physical Dimensions** inches (millimeters) unless otherwise noted




16-Lead (0.0150" Wide) Molded Small Outline Package JEDEC  
Package Number M14A



14-Lead Small Outline Package EIAJ (SJ)  
Package Number M14D

## 74LVX74 Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop

### Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



**14-Lead Thin Shrink Small Outline Package, JEDEC  
Package Number MTC14**

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Fairchild Semiconductor  
Corporation  
**Americas**  
Customer Response Center  
Tel: 1-888-522-5372  
Fax: 972-910-8036

[www.fairchildsemi.com](http://www.fairchildsemi.com)

Fairchild Semiconductor  
**Europe**  
Fax: +49 (0) 1 80-530 85 86  
Email: europe.support@nsc.com  
Deutsch Tel: +49 (0) 8 141-35-0  
English Tel: +44 (0) 1 793-85-68-56  
Italy Tel: +39 (0) 2 57 5631

Fairchild Semiconductor  
**Hong Kong Ltd.**  
8/F Room 808 Empire Centre  
68 Mody Road, Tsimshatsui East  
Kowloon, Hong Kong  
Tel: 852-2722-8388  
Fax: 852-2722-8383

Fairchild Semiconductor  
**Japan Ltd.**  
4F, Natsume Bl,  
2-18-6 Yushima, Bunkyo-ku,  
Tokyo 113-0034, Japan  
Tel: 81-3-3818-8840  
Fax: 81-3-3818-8450