



74LVX86

Low Voltage Quad 2-Input Exclusive-OR Gate

General Description


The LVX86 contains four 2-input exclusive-OR gates. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems.

Features

- Input voltage level translation from 5V to 3V
- Ideal for low power/low noise 3.3V applications
- Available in SOIC JEDEC, SOIC EIAJ and SSOP packages
- Guaranteed simultaneous switching noise level and dynamic threshold performance

Ordering Code: See Section 11


Logic Symbol



TL/F/11605-2

Connection Diagram

Pin Assignment
for SOIC and SSOP



TL/F/11605-1

Pin Names	Description
A ₀ -A ₃	Inputs
B ₀ -B ₃	Inputs
O ₀ -O ₃	Outputs

	SOIC JEDEC	SOIC EIAJ	SSOP TYPE I
Order Number	74LVX86M 74LVX86MX	74LVX86SJ 74LVX86SJX	74LVX86MSCX
See NS Package Number	M14A	M14D	MSC14

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC})	$-0.5V$ to $+7.0V$
DC Input Diode Current (I_{IK}) $V_I = -0.5V$	-20 mA
DC Input Voltage (V_I)	$-0.5V$ to $7V$
DC Output Diode Current (I_{OK}) $V_O = -0.5V$	-20 mA
	$+20$ mA
DC Output Voltage (V_O)	$-0.5V$ to $V_{CC} + 0.5V$
DC Output Source or Sink Current (I_O)	± 25 mA
DC V_{CC} or Ground Current (I_{CC} or I_{GND})	± 50 mA
Storage Temperature (T_{STG})	$-65^{\circ}C$ to $+150^{\circ}C$
Power Dissipation	180 mW

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

DC Electrical Characteristics

Symbol	Parameter	V_{CC}	74LVX86			74LVX86			Units	Conditions		
			$T_A = +25^{\circ}C$			$T_A = -40^{\circ}C$ to $+85^{\circ}C$						
			Min	Typ	Max	Min	Max					
V_{IH}	High Level Input Voltage	2.0 3.0 3.6	1.5 2.0 2.4			1.5 2.0 2.4			V			
V_{IL}	Low Level Input Voltage	2.0 3.0 3.6		0.5 0.8 0.8			0.5 0.8 0.8		V			
V_{OH}	High Level Output Voltage	2.0 3.0 3.0	1.9 2.9 2.58	2.0 3.0		1.9 2.9 2.48			V	$V_{IN} = V_{IL}$ or V_{IH} $I_{OH} = -50 \mu A$ $I_{OH} = -50 \mu A$ $I_{OH} = -4 mA$		
V_{OL}	Low Level Output Voltage	2.0 3.0 3.0		0.0 0.0 0.36	0.1 0.1 0.44				V	$V_{IN} = V_{IL}$ or V_{IH} $I_{OL} = 50 \mu A$ $I_{OL} = 50 \mu A$ $I_{OL} = 4 mA$		
I_{IN}	Input Leakage Current	3.6		± 0.1			± 1.0		μA	$V_{IN} = 5.5V$ or GND		
I_{CC}	Quiescent Supply Current	3.6		2.0			20.0		μA	$V_{IN} = V_{CC}$ or GND		

Noise Characteristics: See Section 2 for Test Methodology

Symbol	Parameter	V _{CC} (V)	74LVX86		Units	C _L (pF)		
			T _A = 25°C					
			Typ	Limit				
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	3.3		0.3 0.5	V	50		
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	3.3		-0.3 -0.5	V	50		
V _{IHD}	Minimum High Level Dynamic Input Voltage	3.3		2.0	V	50		
V _{ILD}	Maximum Low Level Dynamic Input Voltage	3.3		0.8	V	50		

Note: (Input t_r = t_f = 3 ns)**AC Electrical Characteristics:** See Section 2 for Test Methodology

Symbol	Parameter	V _{CC} (V)	74LVX86		74LVX86		Units	C _L (pF)	
			T _A = +25°C		T _A = -40°C to +85°C				
			Min	Typ	Max	Min	Max		
t _{PLH} , t _{PHL}	Propagation Delay Time	2.7	7.5	14.5	1.0	17.5	ns	15	
			10.0	18.0	1.0	21.0		50	
		3.3 ± 0.3	5.8	9.3	1.0	11.0	ns	15	
			8.3	12.8	1.0	14.5		50	
t _{OSLH} t _{OSSH}	Output to Output Skew (Note 1)	2.7	1.5		1.5		ns	50	

Note 1: Parameter guaranteed by design. t_{OSLH} = |t_{PLHm} - t_{PLHn}|, t_{OSSH} = |t_{PHLm} - t_{PHLn}|**Capacitance**

Symbol	Parameter	74LVX86			74LVX86		Units	
		T _A = +25°C			T _A = -40°C to +85°C			
		Min	Typ	Max	Min	Max		
C _{IN}	Input Capacitance	4	10	10	10	10	pF	
C _{PD}	Power Dissipation Capacitance (Note 1)	18				pF		

Note 1: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.Average operating current can be obtained by the equation: I_{CC(opr.)} = $\frac{C_{PD} \times V_{CC} \times f_{IN} + I_{CC}}{4 \text{ (per Gate)}}$