

June 1997 Revised April 2005

# 74VHCT541A Octal Buffer/Line Driver with 3-STATE Outputs

# **General Description**

The VHCT541A is an advanced high-speed CMOS device fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

The VHCT541A is an octal buffer/line driver designed to be employed as memory and address drivers, clock drivers and bus oriented transmitter/receivers.

This device is similar in function to the VHCT244A while providing flow-through architecture (inputs on opposite side from outputs). This pinout arrangement makes this device especially useful as an output port for microprocessors, allowing ease of layout and greater PC board density.

Protection circuits ensure that 0V to 7V can be applied to the input and output (Note 1) pins without regard to the supply voltage. This device can be used to interface 3V to 5V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.

Note 1: Outputs in OFF-state.

#### **Features**


- High Speed:  $t_{PD} = 5.5$  ns (typ) at  $V_{CC} = 5V$
- $\blacksquare$  Low power dissipation:  $I_{CC}$  = 4  $\mu A$  (max) at  $T_A$  = 25  $^{\circ}C$
- Power down protection is provided on all inputs and
- Pin and function compatible with 74HCT541

# **Ordering Code:**

Order Number	Package Number	Package Description
74VHCT541AM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74VHCT541ASJ	M20D	Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHCT541AMTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHCT541AN	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code. Pb-Free package per JEDEC J-STD-020B.


### **Logic Symbol**



# **Pin Descriptions**

Pin Names	Description						
$\overline{OE}_1$ , $\overline{OE}_2$	3-STATE Output Enable Inputs						
l <sub>0</sub> - l <sub>7</sub>	Inputs						
	3-STATE Outputs						

### **Connection Diagram**



## **Truth Table**

	Outputs			
OE <sub>1</sub>	OE <sub>2</sub>	1		
L	L	Н	Н	
Н	Χ	Χ	Z	
Х	Н	Χ	Z	
L	L	L	L	

H = HIGH Voltage Level

Level L = LOW Voltage Level Z = High Impedance

# Absolute Maximum Ratings(Note 2)

#### -0.5V to +7.0V Supply Voltage (V<sub>CC</sub>) DC Input Voltage (V<sub>IN</sub>) -0.5V to +7.0V

DC Output Voltage (V<sub>OUT</sub>)

(Note 3) -0.5V to 7.0V(Note 4) –0.5V to V  $_{\rm CC}$  + 0.5V

Input Diode Current (I<sub>IK</sub>)

Output Diode Current (I<sub>OK</sub>)

(Note 5) ±20 mA DC Output Current (I<sub>OUT</sub>) ±25 mA DC  $V_{CC}$ /GND Current ( $I_{CC}$ )  $\pm 75~\text{mA}$ Storage Temperature (T<sub>STG</sub>)  $-65^{\circ}C$  to  $+150^{\circ}C$ 

Lead Temperature (T<sub>L</sub>)

(Soldering, 10 seconds) 260°C

# **Recommended Operating** Conditions (Note 6)

Supply Voltage (V<sub>CC</sub>) 4.5V to +5.5V Input Voltage (V<sub>IN</sub>) 0V to +5.5V

Output Voltage ( $V_{OUT}$ )

(Note 4) 0V to  $V_{CC}$ 0V to 5.5V (Note 3) -40°C to +85°C

Operating Temperature (T<sub>OPR</sub>) Input Rise and Fall Time  $(t_r, t_f)$ 

 $V_{CC} = 5.0V \pm 0.5V$  $0 \sim 20 \text{ ns/V}$ 

Note 2: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifica-

Note 3: When Outputs are in OFF-State OR when  $V_{CC} = 0V$ .

Note 4: HIGH or LOW state I<sub>OUT</sub> absolute maximum rating must be observed.

-20 mA

Note 5:  $V_{OUT}$  <GND,. $V_{OUT} > V_{CC}$  (Outputs Active).

Note 6: Unused inputs must be held HIGH or LOW. They may not float.

### **DC Electrical Characteristics**

Symbol	Parameter	V <sub>cc</sub>	$T_A = 25^{\circ}C$			$T_A = -40$ °C to +85 °C		Units	Conditions		
Зуппоп	rarameter	(V)	Min	Тур	Max	Min	Max	Units	Units Conditions		
V <sub>IH</sub>	HIGH Level Input Voltage	4.5 – 5.5	2.0			2.0		V			
V <sub>IL</sub>	LOW Level Input Voltage	4.5 – 5.5			8.0		0.8	V			
V <sub>OH</sub>	HIGH Level Output Voltage	4.5	4.4	4.5		4.4		V	$V_{IN} = V_{IH}$	I <sub>OH</sub> = -50 μA	
		4.5	3.94			3.80		V		$I_{OH} = -8 \text{ mA}$	
V <sub>OL</sub>	LOW Level Output Voltage	4.5		0.0	0.1		0.1	V	$V_{IN} = V_{IL}$	$I_{OL} = +50 \mu A$	
		4.5			0.36		0.44	V		I <sub>OL</sub> = +8 mA	
loz	3-STATE Output	5.5			±0.25		±2.5	μА	$V_{IN} = V_{IH}$ or $V_{IL}$		
	Off-State Current								$V_{OUT} = V_{CC}$ or GND		
I <sub>IN</sub>	Input Leakage Current	0 – 5.5			±0.1		±1.0	μА	V <sub>IN</sub> = 5.5V or GND		
Icc	Quiescent Supply Current	5.5			4.0		40.0	μА	V <sub>IN</sub> = V <sub>CC</sub> or GND		
ГССТ	Maximum I <sub>CC</sub> /Input	5.5			1.35		1.50	mA	V <sub>IN</sub> = 3.4V Other Inputs = V <sub>CC</sub> or GND		
I <sub>OFF</sub>	Output Leakage Current	0			0.5		5.0	μА	V <sub>OUT</sub> = 5.5V		

# **Noise Characteristics**

Symbol	Parameter	V <sub>CC</sub>	T <sub>A</sub> =	25°C	Units	Conditions		
Cymbol	rarameter	(V)	Тур	Limits	Oillia			
V <sub>OLP</sub> (Note 7)	Quiet Output Maximum Dynamic V <sub>OL</sub>	5.0	1.2	1.6	V	C <sub>L</sub> = 50 pF		
V <sub>OLV</sub> (Note 7)	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0	-1.2	-1.6	V	C <sub>L</sub> = 50 pF		
V <sub>IHD</sub> (Note 7)	Minimum HIGH Level Dynamic Input Voltage	5.0		2.0	V	C <sub>L</sub> = 50 pF		
V <sub>ILD</sub> (Note 7)	Maximum HIGH Level Dynamic Input Voltage	5.0		0.8	V	C <sub>L</sub> = 50 pF		


Note 7: Parameter guaranteed by design.

# **AC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub>	$T_A = 25^{\circ}C$			$T_A = -40$ °C to +85 °C		Units	Conditions	
Cynnbon	i arameter	(V)	Min	Тур	Max	Min	Max	Ullits	Conditions	
t <sub>PLH</sub>	Propagation Delay	$5.0 \pm 0.5$		5.0	6.9	1.0	8.0	ns		$C_L = 15 pF$
t <sub>PHL</sub>	Time			5.5	7.9	1.0	9.0			$C_L = 50 \text{ pF}$
t <sub>PZL</sub>	3-STATE Output	$5.0 \pm 0.5$		8.3	11.3	1.0	13.0	ns	$R_L = 1 k\Omega$	$C_L = 15 pF$
t <sub>PZH</sub>	Enable Time			8.8	12.3	1.0	14.0			$C_L = 50 pF$
t <sub>PLZ</sub>	3-STATE Output	$5.0 \pm 0.5$		9.4	11.9	1.0	13.5	ns	$R_L = 1 k\Omega$	$C_L = 50 pF$
t <sub>PHZ</sub>	Disable Time									
t <sub>OSLH</sub>	Output to Output Skew	$5.0 \pm 0.5$			1.0		1.0	ns	(Note 8)	$C_{L} = 50 \text{ pF}$
t <sub>OSHL</sub>										
C <sub>IN</sub> Input Capacitance				4	10		10	pF	V <sub>CC</sub> = Ope	n
C <sub>OUT</sub>	Output Capacitance			9				pF	V <sub>CC</sub> = 5.0V	
C <sub>PD</sub>	Power Dissipation Capacitance			19				pF	(Note 9)	


 $\textbf{Note 8: } Parameter \ guaranteed \ by \ design. \ t_{OSLH} = |t_{PLHmax} - t_{PLHmin}|; \ t_{OSHL} = |t_{PHLmax} - t_{PHLmin}|.$ 


Note 9:  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:  $I_{CC}$  (OPR.) =  $C_{PD}$  \*  $V_{CC}$  \*  $f_{IN}$  +  $I_{CC}$ /8 (per bit).





# Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 12.6±0.10 0.40 TYP --A-5.3±0.10 9.27 TYP 7.8 -B-3.9 0.2 C B A ALL LEAD TIPS 10 PIN #1 IDENT.-0.6 TYP 1.27 TYP LAND PATTERN RECOMMENDATION ALL LEAD TIPS SEE DETAIL A 0.1 C 1.8±0.1 -C-L <sub>0.15±0.05</sub> 0.15-0.25 -1.27 TYP 0.35-0.51 ⊕ 0.12 **(** C A DIMENSIONS ARE IN MILLIMETERS GAGE PLANE 0.25 NOTES: A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998. B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. 0.60±0.15 SEATING PLANE 1.25 -M20DRevB1 DETAIL A Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M20D

# Physical Dimensions inches (millimeters) unless otherwise noted (Continued)









DIMENSIONS ARE IN MILLIMETERS

#### NOTES:


- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AC, REF NOTE 6, DATE 7/93.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

# GAGE PLANE -0.6±0.1-0.09min GAGE PLANE R0.09min

DETAIL A

#### MTC20REVD1

20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com