# intപ്രീ

## 8101A-4 1024 BIT STATIC MOS RAM WITH SEPARATE I/O

- \* 450 nsec Access Time Maximum \* 256 Word by 4 Bit Organization
- Single +5V Supply Voltage
- Directly TTL Compatible: All Inputs and Outputs
- Static MOS: No Clocks or Refreshing Required
- Simple Memory Expansion: Chip Enable Input
- Powerful Output Drive Capability
- Low Cost Packaging: 22 Pin Plastic Dual In-Line Configuration
- Low Power: Typically 150mW
- Three-State Output: OR-Tie Capability
- Output Disable Provided for Ease of Use in Common Data Bus Systems

The Intel® 8101A-4 is a 256 word by 4-bit static random access memory element using N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data.

The 8101A-4 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. Two chip-enables allow easy selection of an individual package when outputs are OR-tied. An output disable is provided so that data inputs and outputs can be tied for common I/O systems. The output disable function eliminates the need for bi-directional logic in a common I/O system.

The Intel® 8101A-4 is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.

Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost plastic packaging.



#### **ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias10°C to $80°C$
Storage Temperature $\dots \dots \dots \dots \dots -65^{\circ}C$ to $+150^{\circ}C$
Voltage On Any Pin With Respect to Ground
Power Dissipation 1 Watt

\*COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### D.C. AND OPERATING CHARACTERISTICS

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$  unless otherwise specified.

Symbol	Parameter	Min.	Тур. <sup>[1]</sup>	Max.	Unit	Test Conditions	
lu -	Input Current		1	10	μA	V <sub>IN</sub> = 0 to 5.25V	
I <sub>LOH</sub>	I/O Leakage Current <sup>[2]</sup>		1	10	μΑ	Output Disabled, VOUT=4.0V	
LOL	I/O Leakage Current <sup>[2]</sup>		-1	-10	μA	Output Disabled, VOUT=0.45	
ICC1	Power Supply Current		35	55	mA	$V_{IN} = 5.25V, I_O = 0mA$ $T_A = 25^{\circ}C$	
I <sub>CC2</sub>	Power Supply Current			60	mA	$V_{IN} = 5.25V, I_O = 0mA$ $T_A = 0^{\circ}C$	
VIL	Input "Low" Voltage	-0.5		+0.8	v		
VIH	Input "High" Voltage	2.0		Vcc	V		
VOL	Output "Low" Voltage			+0.45	V	I <sub>OL</sub> = 2.0mA	
V <sub>OH</sub>	Output "High" Voltage	2.4			v	I <sub>OH</sub> = -400μA	

#### **TYPICAL D.C. CHARACTERISTICS**





NOTES: 1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage. 2. Input and Output tied together.

### A.C. CHARACTERISTICS

**READ CYCLE**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise specified.

Symbol	Parameter	Min.	Typ. <sup>[1]</sup>	Max.	Unit	Test Conditions
t <sub>RC</sub>	Read Cycle	450			ns	(See Below)
t <sub>A</sub>	Access Time		++	450	ns	
t <sub>CO</sub>	Chip Enable To Output			310	ns	
top	Output Disable To Output			250	ns	
t <sub>DF</sub> [2]	Data Output to High Z State	0	1	200	ns	
t <sub>OH</sub>	Previous Read Data Valid after change of Address	40	1 1		ns	

#### WRITE CYCLE

Symbol	Parameter	Min.	Typ. <sup>[1]</sup>	Max.	Unit	Test Conditions
twc	Write Cycle	270			ns	(See Below)
t <sub>AW</sub>	Write Delay	20	11		ns	
tcw	Chip Enable To Write	250			ns	
tDW	Data Setup	250			ns	
t <sub>DH</sub>	Data Hold	0	1		ns	
twp	Write Pulse	250	++		ns	
twR	Write Recovery	0			ns	
t <sub>DS</sub>	Output Disable Setup	20	1		ns	

#### A.C. CONDITIONS OF TEST

**CAPACITANCE**<sup>[3]</sup>  $T_A = 25^{\circ}C, f = 1 MHz$ 

$t_r, t_f \ldots 20 ns$
Input Levels 0.8V or 2.0V
Timing Reference 1.5V
Load 1 TTL Gate and $C_L$ = 100 pF

0	Test	Limits (pF)		
Symbol	Test	Typ.[1]	Max.	
C <sub>IN</sub>	Input Capacitance (All Input Pins) V <sub>IN</sub> = 0V	4	8	
COUT	Output Capacitance V <sub>OUT</sub> = 0V	8	12	

#### WAVEFORMS



NOTES: 1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage. 2.  $t_{DF}$  is with respect to the trailing edge of  $\overline{CE}_1$ ,  $CE_2$ , or OD, whichever occurs first.

3. This parameter is periodically sampled and is not 100% tested.



4. OD should be tied low for separate I/O operation.