4096-BIT BIPOLAR ROM (1024X4)

t. . . .

DESCRIPTION

The 8228, available in a 16-pin dual-in-line package, can provide very high bit packing density by replacing 4 standard 256X4 ROMs.

This device includes on-chip decoding, and has a typical access time of 50ns with a power consumption of only .125mW per bit.

The standard 8228 ROM pattern is the USASCII Row Character Generator code; however, custom patterns are also available. The standard pattern is specified as the N8228I-CB162, while custom circuits are identified as N8228I-CXXX.

BLOCK DIAGRAM

FEATURES

- Buffered address lines
- Totem pole outputs
- Diode protected inputs
- Fully TTL compatible

APPLICATIONS

- Microprogramming
- Hardwired algorithms
- Character recognition
- Character generation
- Control store



8228

8228-F



DC ELECTRICAL CHARACTERISTICS 0°C \leq TA \leq 75°C, 4.75V \leq V_{CC} \leq 5.25V

1. 1.	PARAMETER		LIMITS			
· · ·		TEST CONDITIONS	Min	Тур	Max	UNIT
(Input voltage					v
VIL	Low				.85	1
VIL	High		2.0			
VIC	Clamp	l _{IN} = -18mA	-1.2			
	Output voltage					v
VOL	Low	$I_{OUT} = 11.2 \text{mA}$			0.5	
Vон	High	$I_{OUT} = -1.0 mA$	2.7	1		
	Input current					μA
hL.	Low	$V_{IN} = 0.45V$		-10	-400	
ЬΗ	High	$V_{IN} = 5.5V$		1	25	
	Output current					mA
los	Short circuit	$V_{OUT} = 0V$	-20		-70	
lcc	Power consumption	O_1 to $O_3 = Low$		140	170	mA

signetics

80

4096-BIT BIPOLAR ROM (1024X4)

8228-F

8228

AC ELECTRICAL CHARACTERISTICS $0 \le T_A \le 75^{\circ}$ C, $4.75 \le V_{CC} \le 5.25$ V

8. mar (то	FROM	LIMITS			
PARAMETER			Min	Тур	Max	UNIT
Access time ¹ T _{AA}	Output	Address		50	70	ns

NOTES

1. Rise and fall time for this test must be less than 5ns. Input amplitudes are 3.0V and all measurements

are made at 1.5V.

2. Positive current is defined as into the terminal referenced.

3. No more than 1 output should be grounded at the same time.

4. Manufacturer reserves the right to make design and process changes and improvements.

TEST LOAD CIRCUIT

VOLTAGE WAVEFORM



