BINARY HEXADECIMAL AND BCD DECADE, SYNCHRONOUS UP/DOWN COUNTERS

A, F, W PACKAGES

8284 8285

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The Up/Down Counter is a monolithic MSI circuit containing gates and binaries interconnected to provide a bidirectional divide-by-ten (decade) or divide-by-sixteen (hexadecimal) result as a function of the clock input.

The output code of the decade up/down counter is the commonly used BCD (8421) code, and the output sequence generated is the binary equivalent of the decimal numbers 0 through 9.

The hexadecimal up/down counter provides the output sequence 0 through 15 which is presented in a weighted binary code (8421).

Set and Reset on the binary elements provide asynchronous entry with respect to the clock line, causing a count of "0" or "15" (8284) or of "0" or "9" (8285), and also inhibit propagation of count enable data.

LOGIC DIAGRAM

Entry and propagation of data is performed in a synchronous manner with the clock line, which is active on its negative going excursion. The input from a previous stage or other source is channeled through "Carry In" and its propagation can be inhibited by the "Count Enable" line. "Carry In" and "Count Enable" input duality gives added flexibility in multiple package cascading applications.

Direction of the counter is steered from a single line (Up/Down), where a "0" level will cause a "down" count and a "1" level will accomplish an "up" count.

In addition to all Q outputs of the four binaries the Q output of the most significant binary (Q4) and the Carry Out term are available.



3-96

CHARACTERISTICS	LIMITS				TEST CONDITIONS								
	MIN.	TYP.	MAX.	UNITS	SET	RESET	UP/DOWN	COUNT	CLOCK	CARRY IN	OUTPUTS	NOTES	
"1" Output Voltage													
Q ₁ , Q ₄ , Carry Out	2.6			l v '	0.8V	2.0V	2.0∨			2.0V	-800µA	5	
Q ₂ , Q ₃ , (8284)				} .						2.00	-0000		
Q ₂ , Q ₃ (8285)	2.6			l v	Pulse		0.8∨)		-800µA	5,9	
02, 03 (0203) 04	2.6			l v	2.0V	0.8V	0.01				-800µA	5	
"0" Output Voltage	2.0			l .	2.01	0.01	1					_	
			í .	(
Q ₁ ,Q ₂ ,Q ₃ ,Q ₄ and Carry Out			0.4	l v	2.0V	0.8V)			0.8V	9.6mA	6	
			0.4	l v	0.8V	2.0V				0.01	9.6mA	6	
$\overline{\mathbf{Q}}_{4}$			0.4	ľ	0.60	2.00	1				5.000	Ŭ	
"1" Input Current			120	μA	Pulse		5.0V			4.5∨	ł		
Carry In				1	4.5V	Pulse	5.00			4.5 V]	1	
Set			200	μA								1	
Reset			40	μA	Pulse	4.5V	1						
Count Enable			40	μA	1			4.5V					
Clock and Up/Down			40	μA			4.5V		4.5V		1		
"0" Input Current	• •				Pulse		ov			0.4∨		1	
Carry In	-0.1 -0.1		-3.2 -6.4	mA mA	0.4V		00			0.40			
Set Reset	-0.1 -0.1		-1.6	mA	0.40	0.4V			1		l.		
Count Enable	-0.1		-1.6	mA		0.40		0.4∨		1	ļ		
Clock	-0.1		-1.6	mA				0.11	0.4∨	1	í		
Up/Down	-0.1		-1.6	mA	(0.4V			l			
Input Voltage Rating	0.1				ł				1				
Carry In	5.5			v		ov	5.0V	0V	1	10mA			
Reset	5.5			v		10mA		ov		0V	l	1	
Set	5.5			V	10mA			ov		ov	}		
Count Enable	5.5		}	l v	ov			10mA		ov	•		
Up/Down	5.5			V			10mA						
Output Short Circuit			{						1		1		
Current	-20		-70	mA							ov	8, 10	

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

$T_A = 25^\circ C$ and $V_{CC} = 5.0V$

CHARACTERISTICS	LIMITS				TEST CONDITIONS							
	MIN.	TYP.	MAX.	UNITS	SET	RESET	UP/DOWN	COUNT ENABLE	CLOCK	CARRY IN	OUTPUTS	NOTES
Power/Current Consumption		315/	420/	mW/								10
Propagation Delay		60	80	mA]		
ton Clock to Q4 & Q4		32	45	ns)		7
ton Clock to Q1, Q2, Q3		28	40	ns								7
toff Clock to Q _n , Q _n		25	35	ns						[7
t _{on} Reset to Q _n		24	35	ns						ł		7
t off Set to Qn		15	25	ns		1				{		7
ton Reset to Qn		32	45	ns		1						7
t _{on} Carry In to Carry Out		15	25	ns								7
toff Carry in to Carry Out		20	30	ns]		7
Clock Min. "1" Interval	20 '	15		ns						{		7
Count Rate	20	30		MHz						1		
Carry In, Count Enable,			1							{		
& Up/Down Set-Up Time		15	25	ns]		
Carry In, Count Enable						ł						
& Up/Down Hold Time		0	2	ns								
Set/Reset Pulse Width		20	25	ns						[

NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- 2. All measurements are taken with ground pin tied to zero volts.
- 3. Positive current is defined as into the terminal referenced.
- 4. Positive NAND Logic Definition:
- "UP" Level = "1", "DOWN" Level = "0".
- 5. Output source current is supplied through a resistor to ground.
- 6. Output sink current is supplied through a resistor to V_{CC}.

AC TEST FIGURES AND WAVEFORMS



- 8. Not more than one output should be shorted at a time.
- 9. Connect Ω_4 to count enable, set the counter (1001), and count down. The counter will halt at BCD-7 (0111).
- 10. V_{CC} = 5.25 volts.(







5

