256 BIT BIPOLAR RAM (256x1 RAM) (82S06 TRI-STATE) (82S07 OPEN COLLECTOR) THESE PRODUCTS ARE AVAILABLE IN 0°C to 70°C TEMPERATURE RANGE ONLY OBJECTIVE SPECIFICATION DIGITAL INTEGRATED CIRCUITS

AVAILABLE SOON

DESCRIPTION

The 82S06 and 82S07 are ideal devices for use in Control Stores, small buffers, scratch pads, "cache" type buffer stores, memory maps, etc. The typical read time (the time between applying an address and obtaining valid output data) is 30ns. The typical write time (the time between applying one address and storing data) is 30ns. The circuit has 3 chip enable inputs which greatly simplifies the circuit configuration when used in large memories. The 82S06 and 82S07 also feature very low input loadings, 25 microamperes for a "1" state and -100 microamperes for "0".

The memories are TTL compatible and operate from single 5 volt supply.

FEATURES

- 256 X 1 ORGANIZATION
- 30 NANOSECOND ACCESS TIME TYPICAL
- LOW 1.5 mw/BIT POWER DISSIPATION TYPICAL
- LOW 100 µA INPUT LOADING
- TRI-STATE (82S06) OR OPEN COLLECTOR (82S07) OUTPUT
- ON CHIP DECODING

OBJECTIVE ELECTRICAL CHARACTERISTICS (T_A = 0 to 75°C, V_{CC} = 5.0V ±5) Note 1, 2, 3

CHARACTERISTICS		LIP	MITS			NOTES
	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS	
"0" Input Current		-10	-100	μA	V _{in} = 0.5V	
"1" Input Current		<1.0	25	μA	V _{in} = 5.25V	
"0" Output Voltage		.25	.5	v	l _{out} = 16mA	
Output Leakage Current (82S07)		<1.0	100	μA	$\overline{CE}_{1}, \overline{CE}_{2}, \overline{CE}_{3} = "1", V_{out} = 2.7V$	
Output "off" Current (82S06)		<1.0	±100	μA	$\overline{CE}_1, \overline{CE}_2, \overline{CE}_3 = "1", 0.5 \le V_{out} \le 2.7V$	
"0" Input Threshold	.85			v		
"1" Input Threshold			2.0	v		
Power Supply Drain		75	100	mA	V _{CC} = 5.00V	
Input Clamp Voltage	~1.0	5		V	$I_{in} = -5.0 \text{mA}$	
Input Capacitance		5		pF		
Output Capacitance		8		pF		



OBJECTIVE ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$, $v_{CC} = 5.0v$)

CHARACTERISTICS			LI	MITS			NOTE
		MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS	NOTE
Access Time-Address to Output			30		ns		4
Address Set-Up Time (read)	t ₁	1	10		ns		
Propagation Delay			20		ns		4
Chip Enable to Output Enable	^t 2		20		ns		
Propagation Delay			15		ns		4
Chip Enable to Output Disable	t ₃		15		ns		
Address to Write Enable			5		ns		4
Set-Up Time	t ₄		5		ns		
Chip Enable to Write Enable			0				4
Set-Up Time	^t 5		0		ns		
Data Input to Write Enable	-		0				4
Set-Up Time	t ₆		0		ns		
Write Enable Plus Width	t ₇		15		ns		4
Address Hold Time	t ₈		0		ns		4
Chip Enable Hold Time	t ₉		0		ns		4
Data Input Hold Time	t10		0		ns		4
Write Enable Propagation Delay	t11		30		ns		4
Output Short Circuit Current (82S06)		-20		-100	mA	V _{out} = 0V	4

NOTES:

- 1. Positive current is defined as into the terminal referenced.
- 2. Manufacturer reserves the right to make design and
- process changes and improvements.
- 3. Applied voltages must not exceed 6.0V,

TIMING DIAGRAM



Input currents must not exceed ± 30 mA, Output currents must not exceed ± 100 mA,

- Storage temperature must be between -60°C to +150°C.
- 4. Refer to Timing Diagram for definition of terms and test load.



MEMORY TIMING DESCRIPTION

- t₁ = set up time for an address input to chip enable for valid data at output
- t₂ = propagation delay from chip enable to valid data at output
- t_3 = propagation delay from chip disable to output turn off
- t_4 = set up time from address to write enable
- t_5 = set up time from chip enable to write enable
- t₆ = set up time from data input to write enable
- t7 = write enable pulse width
- $t_8 =$ hold time for address from write enable
- tg = hold time for chip enable from write enable
- t_{10} = hold time for data input from write enable
- t_{11} = propagation delay from write enable to valid data at output

NOTE:

Rise and fall times for test must be less than 5 ns between 10-90% points, $V_{CC} = 5.0V$, input amplitudes 2.8V, all measurements made at 1.5V level. Times are given in nanoseconds.