# 256 BIT BIPOLAR RAM (256x1 RAM) 82506 TRI-STATE) (82S07 OPEN COLLECTOR)

THESE PRODUCTS ARE AVAILABLE IN 0°C to 70°C TEMPERATURE RANGE ONLY **OBJECTIVE SPECIFICATION** DIGITAL INTEGRATED CIRCUITS

#### **AVAILABLE SOON**

## DESCRIPTION


The 82S06 and 82S07 are ideal devices for use in Control Stores, small buffers, scratch pads, "cache" type buffer stores, memory maps, etc. The typical read time (the time between applying an address and obtaining valid output data) is 30ns. The typical write time (the time between applying one address and storing data) is 30ns. The circuit has 3 chip enable inputs which greatly simplifies the circuit configuration when used in large memories. The 82S06 and 82S07 also feature very low input loadings, 25 microamperes for a "1" state and -100 microamperes for "0".

The memories are TTL compatible and operate from single 5 volt supply.

## **FEATURES**

- 256 X 1 ORGANIZATION
- 30 NANOSECOND ACCESS TIME TYPICAL
- LOW 1.5 mw/BIT POWER DISSIPATION TYPICAL
- LOW 100 µA INPUT LOADING
- TRI-STATE (82S06) OR OPEN COLLECTOR (82S07) OUTPUT
- ON CHIP DECODING

#### **BLOCK DIAGRAM**



# OBJECTIVE ELECTRICAL CHARACTERISTICS (TA = 0 to 75°C, VCC = 5.0V ±5) Note 1, 2, 3

CHARACTERISTICS	LIMITS					NOTES
	MIN. TYP. MAX. UNITS			TEST CONDITIONS		
"0" Input Current		-10	-100	μА	V <sub>in</sub> = 0.5V	
"1" Input Current		<1.0	25	μΑ	V <sub>in</sub> = 5.25V	
"0" Output Voltage		.25	.5	V	I <sub>out</sub> = 16mA	
Output Leakage Current (82 <b>S</b> 07)		<1.0	100	μА	$\overline{CE}_1$ , $\overline{CE}_2$ , $\overline{CE}_3$ = "1", $V_{out}$ = 2.7V	
Output "off" Current (82806)		<1.0	±100	μA	$\overline{CE}_1$ , $\overline{CE}_2$ , $\overline{CE}_3$ = "1", $0.5 \le V_{out} \le 2.7V$	<b> </b>
"O" Input Threshold	.85			V		
"1" Input Threshold		1	2.0	V		
Power Supply Drain		75	100	mA	V <sub>CC</sub> = 5.00V	ĺ
Input Clamp Voltage	~1.0	5		V	I <sub>in</sub> = -5.0mA	
Input Capacitance		5		рF		
Output Capacitance		8		pF		

# OBJECTIVE ELECTRICAL CHARACTERISTICS (TA = 25°C, VCC = 5.0V)

CHARACTERISTICS			LI	MITS		TEST CONDITIONS	NOTES
		MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS	NOTES
Access Time-Address to Output			30		ns		4
Address Set-Up Time (read)	t <sub>1</sub>	ľ	10	ľ	ns		
Propagation Delay			20		ns		4
Chip Enable to Output Enable	t <sub>2</sub>		20		ns		
Propagation Delay	_		15		ns		4
Chip Enable to Output Disable	t <sub>3</sub>		15		ns		
Address to Write Enable	_		5		ns		4
Set-Up Time	t <sub>4</sub>		5	• .	ns		
Chip Enable to Write Enable	•		0				4
Set-Up Time	t <sub>5</sub>	ľ	0	1	ns		1
Data Input to Write Enable	Ü	l	0	İ			4
Set-Up Time	t <sub>6</sub>		0		ns		
Write Enable Plus Width	t <sub>7</sub>		15		ns		4
Address Hold Time	t <sub>8</sub>		0		ns		4
Chip Enable Hold Time	t <sub>9</sub>		0		ns		4
Data Input Hold Time	<sup>t</sup> 10		0		ns		4
Write Enable Propagation Delay	t <sub>11</sub>		30		ns		4
Output Short Circuit Current (82S06)	• •	-20		-100	mA	V <sub>out</sub> = 0V	4

#### NOTES:

- 1. Positive current is defined as into the terminal referenced.
- Manufacturer reserves the right to make design and process changes and improvements.
- 3. Applied voltages must not exceed 6.0V,

Input currents must not exceed  $\pm 30$ mA, Output currents must not exceed  $\pm 100$ mA, Storage temperature must be between -60 °C to  $\pm 150$  °C.

4. Refer to Timing Diagram for definition of terms and test load.

### **TIMING DIAGRAM**

