256 BIT BIPOLAR RAM (256x1 RAM) (82816 TRI-STATE) (82817 OPEN COLLECTOR) 82817

DESCRIPTION

The 82S16 and 82S17 are ideal devices for use in Control Stores, small buffers, scratch pads, "cache" type buffer stores, memory maps, etc. The typical read time (the time between applying an address and obtaining valid output data) is 30ns. The typical write time (the time between applying one address and storing data) is 20ns. The circuit has 3 chip enable inputs which greatly simplifies the circuit configuration when used in large memories. The 82S16 and 82S17 also feature very low input loadings, 25 microamperes for a "1" state and -100 microamperes for "0".

liCS

The memories are TTL compatible and operate from single 5 volt supply.

APPLICATIONS

BUFFER MEMORY WRITABLE CONTROL STORE MEMORY MAPPING PUSH DOWN STACK

FEATURES

- 256 X 1 ORGANIZATION
- 30 NANOSECOND ACCESS TIME TYPICAL
- LOW 1.5 mw/BIT POWER DISSIPATION TYPICAL
- LOW 100 µA INPUT LOADING
- TRI-STATE (82S16) OR OPEN COLLECTOR (82S17) OUTPUT
- ON CHIP DECODING

DIGITAL 8000 SERIES TTL/MEMORY

BLOCK DIAGRAM



$\bigcirc \textbf{BJECTIVE ELECTRICAL CHARACTERISTICS} \hspace{0.1 cm} (0^{\circ}C \leqslant T_{A} \leqslant 75^{\circ}C \hspace{0.1 cm} ; \hspace{0.1 cm} 4.75V \leqslant V_{CC} \leqslant 5.25V) \hspace{0.1 cm} \text{Note 1, 2, 3} \hspace{0.1 cm} (0^{\circ}C \leqslant T_{A} \leqslant 75^{\circ}C \hspace{0.1 cm} ; \hspace{0.1 cm} 4.75V \leqslant V_{CC} \leqslant 5.25V) \hspace{0.1 cm} \text{Note 1, 2, 3} \hspace{0.1 cm} (0^{\circ}C \leqslant T_{A} \leqslant 75^{\circ}C \hspace{0.1 cm} ; \hspace{0.1 cm} 4.75V \leqslant V_{CC} \leqslant 5.25V) \hspace{0.1 cm} \text{Note 1, 2, 3} \hspace{0.1 cm} (0^{\circ}C \leqslant T_{A} \leqslant 75^{\circ}C \hspace{0.1 cm} ; \hspace{0.1 cm} 4.75V \leqslant V_{CC} \leqslant 5.25V) \hspace{0.1 cm} \text{Note 1, 2, 3} \hspace{0.1 cm} (0^{\circ}C \leqslant T_{A} \leqslant 75^{\circ}C \hspace{0.1 cm} ; \hspace{0.1 cm} 4.75V \leqslant V_{CC} \leqslant 5.25V) \hspace{0.1 cm} \text{Note 1, 2, 3} \hspace{0.1 cm} (0^{\circ}C \leqslant T_{A} \leqslant 75^{\circ}C \hspace{0.1 cm} ; \hspace{0.1 cm} 4.75V \leqslant V_{CC} \leqslant 5.25V) \hspace{0.1 cm} \text{Note 1, 2, 3} \hspace{0.1 cm} (0^{\circ}C \leqslant T_{A} \leqslant 75^{\circ}C \hspace{0.1 cm} ; \hspace{0.1 cm} 4.75V \leqslant V_{CC} \leqslant 5.25V) \hspace{0.1 cm} \text{Note 1, 2, 3} \hspace{0.1 cm} (0^{\circ}C \leqslant T_{A} \leqslant 75^{\circ}C \hspace{0.1 cm} ; \hspace{0.1 cm} 4.75V \leqslant V_{CC} \leqslant 5.25V) \hspace{0.1 cm} \text{Note 1, 2, 3} \hspace{0.1 cm} (0^{\circ}C \leqslant T_{A} \leqslant 75^{\circ}C \hspace{0.1 cm} ; \hspace{0.1 cm} 4.75V \leqslant V_{CC} \leqslant 5.25V) \hspace{0.1 cm} \text{Note 1, 2, 3} \hspace{0.1 cm} (0^{\circ}C \leqslant T_{A} \leqslant 75^{\circ}C \hspace{0.1 cm} ; \hspace{0.1 cm} 4.75V \leqslant V_{CC} \leqslant 5.25V) \hspace{0.1 cm} \text{Note 1, 2, 3} \hspace{0.1 cm} (0^{\circ}C \leqslant T_{A} \ast 75^{\circ}C \hspace{0.1 cm} ; \hspace{0.1 cm} 4.75V \leqslant V_{CC} \leqslant 5.25V) \hspace{0.1 cm} \text{Note 1, 2, 3} \hspace{0.1 cm} (0^{\circ}C \leqslant T_{A} \ast 75^{\circ}C \hspace{0.1 cm} ; \hspace{0.1 cm} 4.75V \leqslant V_{CC} \ast 5.25V \hspace{0.1 cm} (0^{\circ}C \ast T_{A} \ast 75^{\circ}C \hspace{0.1 cm} ; \hspace{0.1 cm} 4.75V \ast V_{CC} \ast 5.25V \hspace{0.1 cm} ; \hspace{0.1 cm} 4.75V \ast V_{CC} \ast 5.25V \hspace{0.1 cm} ; \hspace{0.1 cm} 4.75V \hspace{0.1 cm} ; \hspace{0.1 cm} 4.75V \hspace{0.1 cm} ;$

CHARACTERISTICS		LIN	NITS			NOTES
	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS	
"0" Input Current		-10	-100	μA	V _{in} = 0.5V	
"1" Input Current		<1.0	25	μA	V _{in} = 5.25V	
"0" Output Voltage		.35	.45	l v	out = 16mA	
Output Leakage Current (82\$17)		<1.0	40	μA	CE1, CE2, CE3 = "1", Vout = 2.7V	
Output "off" Current (82S16)		<1.0	40	μА	$\overline{CE}_1, \overline{CE}_2, \overline{CE}_3 = "1", 0.5 \leq V_{out} \leq 2.7V$	
"1" Output-Voltage (82S16) "0" Input Threshold	2.6		.85	v	$\overline{CE}_1 = \overline{CE}_2 = \overline{CE}_3 = "0" _{out} = -3.2mA$)
"1" Input Threshold	2.0			v		
Power Consumption		110/550	130/683	mA/mW		
Input Clamp Voltage	-1.5	8		v	l _{in} = - 12mA	
Input Capacitance		5		pF		
Output Capacitance		8		pF		

CHARACTERISTICS			1.11	MITS		TEST CONDITIONS	
		MIN.	TYP.	MAX.	UNITS		NOTES
Access Time-Address to Output			30	50	ns		4,5
Address Set-Up Time (read)	t ₁		10	20	ns		
Propagation Delay							4,5
Chip Enable to Output Enable	^t 2		20	30	ns		
Propagation Delay	-						4,5
Chip Enable to Output Disable	t3		20	30	ns		
Address to Write Enable	•						4,5
Set-Up Time	t ₄	20	5		ns		
Chip Enable to Write Enable							4,5
Set-Up Time	t ₅	5	0		ns		
Data Input to Write Enable	-]					4,5
Set-Up Time	^t 6	.5	0		ns		
Write Enable Pulse Width	t7	25	15		ns		4,5
Address Hold Time	^t 8	5	0		ns		4,5
Chip Enable Hold Time	t9	5	0		ns		4,5
Data Input Hold Time	¹ 10	5	0		ns		4,5
Write Enable Propagation Delay	t11		30	40	ns		4,5
Output Short Circuit Current (82S16)		-20		-70	mA	V _{out} = 0V	4,5

OBJECTIVE ELECTRICAL CHARACTERISTICS (T_A = 25°C, V_{CC} = 5.0V)

NOTES:

1. Positive current is defined as into the terminal referenced.

2. Manufacturer reserves the right to make design and

process changes and improvements.

3. Applied voltages must not exceed 6.0V,

Input currents must not exceed ±30mA, Output currents must not exceed ±100mA,

Storage temperature must be between -60°C to +150°C.

- 4. Refer to Timing Diagram for definition of terms and test load.
- Rise and fall times for this test must be less than 5ns. Input amplitudes are 2.8V and all measurements are made at 1.5 volts.

TIMING DIAGRAM

