THIS PRODUCT AVAILABLE IN 0°C TO 75°C TEMPERATURE RANGE ONLY

AVAILABLE SOON

DESCRIPTION

The 82S21 is a TTL 64 bit Write-While-Read Random Access Memory organized in 32 words of 2 bits each. The 82S21 is ideally suited for high speed buffers and as the memory element in high speed accumulators.

Words are selected through a 5 input decoder when the Read-Write enable input, CE is at logic "1". $\overline{W_0}$ and $\overline{W_1}$ are the write inputs for bit 0 and bit 1 of the word selected. \overline{C} is the write control input. When $\overline{W_X}$ and \overline{C} are both at logic "0" data on the I_0 and I_1 data lines are written into the addressed word. The read function is enabled when either $\overline{W_X}$ or \overline{C} is at logic "1".

An internal latch is on the chip to provide the Write-While-Read capability. When the latch control line, \overline{L} , is logic "1" and data is being read from the 82S21, the latch is effectively bypassed. The data at the output will be that of the addressed word. When \overline{L} goes from a logic "1" to logic "0" the outputs are latched and will remain latched regardless of the state of any other address or control line. When \overline{L} goes from "0" to "1" the outputs unlatch and the outputs will be that of the present address word.

FEATURES

- BUFFERED ADDRESS LINES
- ON CHIP LATCHES
- ON CHIP DECODING
- BIT MASKING CONTROL LINES
- ENABLE CONTROL LINE
- OPEN COLLECTOR OUTPUTS WITH 48 mA CAPABILITY
- PROTECTED INPUTS
- VERY HIGH SPEEDS (25ns TYP)

TRUTH TABLE

OBJECTIVE SPECIFICATION

APPLICATIONS

SCRATCH PAD MEMORY BUFFER MEMORY ACCUMULATOR REGISTER CONTROL STORE

HIGH SPEED WRITE-WHILE-READ

64-BIT BIPOLAR RAM (32x2 RAM)

LOGIC DIAGRAM



CE	C	Wo	W1	ī	Mode	Outputs
X	X	Х	X	0	Output Hold	Data from last addressed word when CE = "1"
0	x	x	×	1	Read & Write Disabled	Disabled logic "1"
1	1	x	×	X	Read	Data stored in addressed word
1	0	1	1	x	Read	Data stored in addressed word
1	0	0	0	0	Write Data	Data from last word address when L went from "1" to "0"
1	0	0	0	1	Write Data	Data being written into memory
1	0	1	0	×	Write Data into Bit 0 Only	If \overline{L} = 0: Data from last word address when L went from "1" to "0"
1	0	0	1	x	Write Data into Bit 1 Only	If $\overline{L} = 1$: Data being written into the selected bit location and stored in other addressed location

SIGNETICS DIGITAL 8000 SERIES TTL/MSI - 82S21

OBJECTIVE ELECTRICAL CHARACTERISTICS (T_A = $25^{\circ}C$ and V_{CC} = 5.0V)

			LIN	IITS			
CHARACTERISTICS	MIN.	TYP.	MAX. .5	UNITS V	TEST CONDITIONS	NOTES	
"0" Output Voltage					V _{out} = 40mA		
"1" Output Leakage Current				250	μA	V _{out} = 5.5V	
"0" Input Current (All Inputs)				-1.6	mA	V _{in} = 0.5V	
"1" Input Current (All Inputs				40	μA	V _{in} = 2.4V	
Input "0" Threshold Voltage				0.85	v		
Input "1" Threshold Voltage		2.0			v		
Power Supply Current				150	mA		
Read Access Time Address to Output	t ₁		25		ns		
Address Set-Up Time		:					
Address to Latest C(-) or W(-)	t2		8		ns		5
Data Set-Up Time to Latest	-						
C(-) or W(-)	t3		8		ns		5
Address Hold Time Earliest	•						
C(+) or W(+) to Address	t4		0		ns		5
Control or Write Pulse Width	t ₅		20		ns		
Write Access Time Latest I_x or W(–)	Ū.						
or C(-) to Output	^t 6		25		ns		5
Latch Output Set-Up Time Output to L(-)	t ₇		0		ns		5
Latch Address Hold Time L(-)	,						
to Address	^t 8		10		ns		5
Delatch Access Time L(+) to Output	t ₉		15		ns		5
Data Hold Time Earliest C(+) or W(+) to I_x	^t 10		5		ns		5

NOTES:

1. Positive current is defined as into the Terminal.

2. No more than one output should be grounded at the same time.

3. Applied voltages must not exceed 5.5V. Input current must not exceed ±12 mA. Output current must not exceed ± 100 mA.

- Storage temperature must be within the -60° C to $+150^{\circ}$ C range.
- Manufacturer reserves the right to make design and process changes and improvements.
 (+) means positive going transition of the voltage signal.

. (+) means positive going transition of the voltage signal. (–) means negative going transition of the voltage signal.

AC WAVEFORMS



AC WAVEFORMS



TYPICAL APPLICATION



the 82S33's and stored in the 82S21's organized as a 32 x 8 RAM register. Data is loaded directly into the "B" register. With this arrangement, the function A+B — A (A plus B into A) can be performed in 70ns, typically, starting from data stored in the 82S21's.