

OBJECTIVE SPECIFICATION


DESCRIPTION

The 82S23 (open Collector Outputs) and the 82S123 (Tristate Outputs) are Bipolar 256 Bit Read Only Memories organized as 32 words by 8 bits per word. They are Field-Programmable, which means that custom patterns are immediately available by following the simple fusing procedure given in this data sheet. A chip enable line is provided and the outputs are bare collector or Tristate to allow for memory expansion capability.

The 82S23 and 82S123 are fully TTL compatible and include on-the-chip decoding. Typical access time is 25 nS.

The standard 82S23 and 82S123 are supplied with all outputs at a logical "0." If a programmed unit is required the Truth Table/Order Blank on page 4-43 of the TTL MSI/Memory Handbook may be used.

LOGIC DIAGRAM



DIGITAL 8000 SERIES TTL/MEMORY


FEATURES

- PNP INPUTS
- BUFFERED ADDRESS LINES
- ON THE CHIP DECODING
- A CHIP ENABLE LINE
- OPEN COLLECTOR OR TRISTATE OUTPUTS
- DIODE PROTECTED INPUTS
- NO SEPARATE "FUSING" PINS
- BOARD PROGRAMMABLE

APPLICATIONS

- PROTOTYPING
- VOLUME PRODUCTION
- MICROPROGRAMMING
- HARDWIRED ALGORITHMS
- CONTROL STORE

INPUT/OUTPUT SCHEMATIC DIAGRAMS



OBJECTIVE ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ and $V_{CC} = 5.0\text{V}$)

CHARACTERISTICS	LIMITS				TEST CONDITIONS	NOTES
	MIN.	TYP.	MAX.	UNITS		
"0" Output Voltage				V	$I_{out} = 20\text{mA}$	
"1" Output Leakage			40	μA	$CE = "1" V_{out} = 2.6\text{V}$	
82S23			100	μA	$CE = "0" V_{out} = 2.6\text{V}$ After Fusing	
82S123	-40		+40	μA	$V_{out} = 0.5\text{V}/V_{out} = 2.4\text{V}$, $CE = "1"$	
"1" Output Current 82S123	- 2.0			mA	$V_{out} = 2.4\text{V}$, $CE = "0"$	After Fusing
"0" Input Current			250	μA	$V_{in} = 0.5\text{V}$	
"1" Input Current			50	μA	$V_{in} = 2.7\text{V}$	
Input Threshold Voltage						
"0" Level	.80			V		
"1" Level			2.0	V		
Propagation Delay						
Address to Output		25	40	ns		
Enable to Output		15	35	ns		
Input Clamp Voltage	- 1.0			V	$I_{in} = 5.0\text{mA}$	
Power Consumption					$V_{CC} = 5.00\text{V}$	
82S23		80/400	100/500	mA/mW		
82S123		80/400	100/500	mA/mW		

NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive logic definition: "UP" Level = "1" "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output sink current is supplied through a resistor to V_{CC} .
- One DC fan-out is defined as 0.8 mA.
- One AC fan-out is defined as 50 pF.
- Manufacturer reserves the right to make design and process changes and improvements.
- By DC tests per the truth table, all inputs have guaranteed thresholds of 0.8V for logical "0" and 2.0V for logical "1". This test guarantees operation free of input latch-up over the specified operating power supply voltage range.
- For detailed conditions, see AC testing.
- Connect an external 1K resistor from V_{CC} to the output terminal for this test.
- $V_{CC} = 5.25\text{V}$.

OBJECTIVE FUSING PROCEDURE


The 82S23/82S123 standard part is shipped with all outputs at Logical "0". To write a Logical "1" proceed as follows:

- GND Pin 8 and apply 5V to V_{CC} , Pin 16.
- Remove any load from the outputs.
- Ground the Chip Enable.
- Address the desired location by applying ground for a "0" and $5.0 \pm 0.25\text{V}$ for a "1" at the address input lines.
- Raise V_{CC} to $10.0\text{V} \pm 0.5\text{V}$.
- Apply $65 \pm 3\text{mA}$ to the output to be programmed to logic "1". (The voltage will be between 12 to 18V until fused, and must be clamped at 20.0V max.)
- Release fusing current.
- Reduce V_{CC} to 5.0V.
- Proceed to the next output and repeat, or change address and repeat procedure.
- Continue until the entire bit pattern is programmed into your custom 82S23/82S123.

NOTE:

After 1.0 SEC of programming, a 25% duty cycle on power must be imposed to avoid over heating.

AC TEST FIGURE AND WAVEFORMS



FUNCTIONAL DIAGRAM

