



# Silicon Gate MOS ROM 8316A

## 16,384 BIT STATIC MOS READ ONLY MEMORY

Organization—2048 Words x 8 Bits

Access Time-850 ns max


- Single +5 Volts Power Supply Voltage
- Directly TTL Compatible — All Inputs and Outputs
- Low Power Dissipation of 31.4  $\mu$ W/Bit Maximum
- Three Programmable Chip Select Inputs for Easy Memory Expansion
- Three-State Output — OR-Tie Capability
- Fully Decoded — On Chip Address Decode
- Inputs Protected — All Inputs Have Protection Against Static Charge

The Intel<sup>®</sup> 8316A is a 16,384-bit static MOS read only memory organized as 2048 words by 8 bits. This ROM is designed for microcomputer memory applications where high performance, large bit storage, and simple interfacing are important design objectives.

The inputs and outputs are fully TTL compatible. This device operates with a single +5V power supply. The three chip select inputs are programmable. Any combination of active high or low level chip select inputs can be defined and the desired chip select code is fixed during the masking process. These three programmable chip select inputs, as well as OR-tie compatibility on the outputs, facilitate easy memory expansion.

The 8316A read only memory is fabricated with N-channel silicon gate technology. This technology provides the designer with high performance, easy-to-use MOS circuits. Only a single +5V power supply is needed and all devices are directly TTL compatible.


### PIN CONFIGURATION



### PIN NAMES

A <sub>0</sub> -A <sub>10</sub>	ADDRESS INPUTS
O <sub>1</sub> -O <sub>8</sub>	DATA OUTPUTS
CS <sub>1</sub> -CS <sub>3</sub>	PROGRAMMABLE CHIP SELECT INPUTS

### BLOCK DIAGRAM



# SILICON GATE MOS ROM 8316A

## ABSOLUTE MAXIMUM RATINGS\*

Ambient Temperature Under Bias	0°C to 70°C
Storage Temperature	-65°C to +150°C
Voltage On Any Pin With Respect To Ground	-0.5V to +7V
Power Dissipation	1.0 Watt

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. AND OPERATING CHARACTERISTICS

T<sub>A</sub> = 0°C to +70°C, V<sub>CC</sub> = 5V ±5% unless otherwise specified

SYMBOL	PARAMETER	LIMITS			UNIT	TEST CONDITIONS
		MIN.	TYP. <sup>(1)</sup>	MAX.		
I <sub>LI</sub>	Input Load Current (All Input Pins)			10	μA	V <sub>IN</sub> = 0 to 5.25V
I <sub>LOH</sub>	Output Leakage Current			10	μA	CS = 2.2V, V <sub>OUT</sub> = 4.0V
I <sub>LOL</sub>	Output Leakage Current			-20	μA	CS = 2.2V, V <sub>OUT</sub> = 0.45V
I <sub>CC</sub>	Power Supply Current		40	98	mA	All inputs 5.25V Data Out Open
V <sub>IL</sub>	Input "Low" Voltage	-0.5		0.8	V	
V <sub>IH</sub>	Input "High" Voltage	2.0		V <sub>CC</sub> +1.0V	V	
V <sub>OL</sub>	Output "Low" Voltage			0.45	V	I <sub>OL</sub> = 2.0 mA
V <sub>OH</sub>	Output "High" Voltage	2.2			V	I <sub>OH</sub> = -100 μA

(1) Typical values for T<sub>A</sub> = 25°C and nominal supply voltage.

## A.C. CHARACTERISTICS

T<sub>A</sub> = 0°C to +70°C, V<sub>CC</sub> = +5V ±5% unless otherwise specified

SYMBOL	PARAMETER	LIMITS			UNIT
		MIN.	TYP. <sup>(1)</sup>	MAX.	
t <sub>A</sub>	Address to Output Delay Time		400	850	nS
t <sub>CO</sub>	Chip Select to Output Enable Delay Time			300	nS
t <sub>DF</sub>	Chip Deselect to Output Data Float Delay Time	0		300	nS

## CONDITIONS OF TEST FOR A.C. CHARACTERISTICS

Output Load . . . 1 TTL Gate, and C<sub>LOAD</sub> = 100 pF  
 Input Pulse Levels . . . . . 0.8 to 2.0V  
 Input Pulse Rise and Fall Times .(10% to 90%) 20 nS  
 Timing Measurement Reference Level  
     Input . . . . . 1.5V  
     Output . . . . . 0.45V to 2.2V


## CAPACITANCE<sup>(2)</sup> T<sub>A</sub> = 25°C, f = 1 MHz

SYMBOL	TEST	LIMITS	
		TYP.	MAX.
C <sub>IN</sub>	All Pins Except Pin Under Test Tied to AC Ground	4 pF	10 pF
C <sub>OUT</sub>	All Pins Except Pin Under Test Tied to AC Ground	8 pF	15 pF

(2) This parameter is periodically sampled and is not 100% tested.

# SILICON GATE MOS ROM 8316A


## WAVEFORMS




# SILICON GATE MOS ROM 8316A

## TYPICAL D.C. CHARACTERISTICS


ACCESS TIME VS. AMBIENT TEMPERATURE




$V_{IN}$  LIMITS VS. TEMPERATURE




OUTPUT SINK CURRENT VS. OUTPUT VOLTAGE




OUTPUT SOURCE CURRENT VS. OUTPUT VOLTAGE



ACCESS TIME VS. LOAD CAPACITANCE



STATIC  $I_{CC}$  VS. AMBIENT TEMPERATURE WORST CASE





# MCS™ CUSTOM ROM ORDER FORM


# 8316A ROM

CUSTOMER _____	
P.O. NUMBER _____	
DATE _____	
For Intel use only	
S# _____	PPPP _____
STD _____	ZZ _____
_____	DD _____
APP _____	DATE _____

All custom 8316A ROM orders must be submitted on this form. Programming information should be sent in the form of computer punched cards or punched paper tape per the formats designated on this order form. Additional forms are available from Intel.

## MARKING

The marking as shown at the right must contain the Intel® logo, the product type (P8316A), the 4-digit Intel pattern number (PPPP), a date code (XXXX), and the 2-digit chip number (DD). An optional customer identification number may be substituted for the chip number (ZZ). Optional Customer Number (maximum 9 characters or spaces).



CUSTOMER NUMBER \_\_\_\_\_

## MASK OPTION SPECIFICATIONS

**A. CHIP NUMBER** \_\_\_\_\_ (Must be specified—any number from 0 through 7—DD).

The chip number will be coded in terms of positive logic where a logic "1" is a high level input.

Chip Number	CS3	CS2	CS1
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

**B. ROM Truth Table Format**

Programming information should be sent in the form of computer punched cards or punched paper tape. In either case, a printout of the truth table should be accompanied with the order.

The following general format is applicable to the programming information sent to Intel:

- Data fields should be ordered beginning with the least significant address (0000) and ending with the most significant address (2047).
- A data field should start with the most significant bit and end with the least significant bit.

- The data field should consist of P's and N's. A P is to indicate a high level output (most positive) and an N a low level output (most negative). In terms of positive logic, a P is defined as a logic "1" and an N is defined as a logic "0". If the programming information is sent on a punched paper tape, then a start character, B, and an end character, F, must be used in the data field.

### 1. Punched Card Format

An 80-column Hollerith card (preferably interpreted) punched by an IBM 026 or 029 keypunch should be submitted. The first card will be a title card; the format is as follows:

