8848 EXPANDABLE AND-OR-INVERT GATE

The 8848 Expandable AND-OR-INVERT Gate is designed for the highest switching speed while maintaining high fan-out and noise margin.

SIGNETICS

INTEGRATED CIRCUITS

Nodes are provided at the collector and emitter of the second stage. This allows expansion of the number of input AND terms and hence increased system usefulness.

The compatibly characterized 8806 expander is recommended for expansion of the 8848. See correlation table, opposite page.

Low output impedance in the "1" and "0" output states ensures maximum AC noise immunity at the output. General areas of application for the 8848 include half and full adders, digital comparators and AND-OR control logic for inputs to binary clock steering lines.

Detailed usage rules and specific applications are provided in Section 4 of this handbook.

BASIC CIRCUIT SCHEMATIC



ACCEPTANCE TEST SUB-GROUP	CHARACTERISTIC	LIMITS				TEST CONDITIONS							
		MIN.	ТҮР.	MAX.	UNITS	TEMP. 58848	TEMP. N8848	v _{cc}	DRIVEN AND INPUTS	OTHER AND INPUTS	OUTPUTS	NOTES	
A -5 A -3 A -4	"1" OUTPUT VOLTAGE	2.6 2.8 2.6			v v v	-55°C +25°C +125°C	0°C +25°C +75°C	4.75V 5.0V 4.75V	0.8V 0.8V 0.8V		-500µА -500µА -500µА	8, 14, 21 8, 14, 21 8, 14, 21 8, 14, 21	
A - 5 A - 3 A - 4	"0" OUTPUT VOLTAGE			0.40 0.40 0.40	v v v	-55°C +25°C +125°C	0°C +25°C +75°C	4.75V 5.0V 4.75V	2.0V 2.0V 2.0V	2.0V 2.0V 2.0V	16mA 16mA 16mA	9, 12, 14 9, 12, 14 9, 12, 14	
C - 1 A - 3 C - 1	"0" INPUT CURRENT	-0.1 -0.1 -0.1		-1.6 -1.6 -1.6	mA mA mA	-55°C +25°C +125°C	0°C +25°C +75°C	5.25V 5.25V 5.25V	0.40V 0.40V 0.40V			13, 14 13, 14 13, 14	
A -4	"1" INPUT CURRENT			25	μA	+125°C	+75°C	5.0V	4.5V	ov		14, 15	
A -6	TURN-ON DELAY			13	ns	+25°C	+25°C	5.0V			D.C. F.O. = 20	10, 22	
A~6	TURN-OFF DELAY			13	ns	+25°C	+ 25°C	5.0V			D.C. F.O. = 20	10, 22	
C -2	OUTPUT FALL TIME			50	ns	-55°C	0°C	4.75V			$\mathbf{A} \cdot \mathbf{C} \cdot \mathbf{F} \cdot \mathbf{O} = 6$	11, 22	
C-2	INPUT CAPACITANCE			3.0	pf	+25°C	+25°C	5. OV	2. 0V			7	
A -2 A -2	POWER CONSUMPTION OUTPUT "0" (Per Gate) OUTPUT "1"			48.8 35.7	mW mW	+25°C +25°C	+ 25°C + 25°C	5.25V 5.25V	ov			14, 16	
C-1	INPUT LATCH VOLTAGE RATING	6.0			v	+25°C	+ 25°C	5.0V	10mA	0V		14, 17, 1	
A -2	OUTPUT SHORT CIRCUIT CURRENT	-20		-70	mA	+25°C	+25°C	5.0V	0V		0V		

ELECTRICAL CHARACTERISTICS (NOTES: 1, 2, 3, 4, 5, 6, 19)



CORRELATION TABLE (8806)

ACCEPTANCE TEST SUB-GROUP	TEST NO.	CHARACTERISTIC	LIMITS				TEST CONDITIONS						
			MIN.	TYP.	MAX.	UNITS	TEMP. S8806 N8806	v _{cc}	v _c	v _E	OUTPUTS	NOTES	
A-2	1	"0" INPUT CURRENT AT V	- 2.2		-3.65	mA	+25°C	4,75V	1.25V			20	
A-2	2	TURN-ON VOLTAGE AT VE			0.85	v	+25°C	4.75V	1.25V	2.5 m A	16m A	9, 21	
A-2	3	"0" OUTPUT VOLTAGE			0.40	v	+25°C	4.75V	1.25V	2;5'mA	16mA	9, 20	
A-2	4	"1" OUTPUT VOLTAGE	2.8			v	+25°C	5. OV	-200µA	+*500µA.	-50 0 μΑ	8, 21	
A-2	5	"1" OUTPUT VOLTAGE	2.8			v	+25°C	5. OV	-200µA	0.59V	-500µA	8, 21	

Notes:

- 1.
- 2. 3.
- 4. 5. 6. 7.
- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open. All measurements are taken with ground pin tied to zero volts. Positive varent flow is defined as into the terminal referenced. Positive NAND Logic definition: "UP" Level = "1", "DOWN" Level = "0". Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation dlodes become forward biased. Measurements apply to each gate element independently. Capacitance as measured on Boonton Electronic Corporation Model 75A-86 Capaci-tance Bridge or equivalent. f = 1MHz, Vace 25mV_{ms}. All pins not specifically referenced are tied to guard for capacitance tests. Output pins are left open. Output source current is supplied through a resistor to Yec. One DC fan-out is defined as 0.8mA. 1 AC fan-out is defined as 0.8mA.
- 8.
- 9. 10.
- 11
- 12. To measure "0" output voltage, apply 2.0V to the input terminals of one of the input AND gates and apply zero volts to the input terminals of the associated input AND gates. Reverse the input conditions and repeat the measurement.
- To test "0" input current apply 0.4V to terminal under test and apply 5.25V to the remaining terminal of that input AND gate. Apply 5.25V to the input terminals of the associated input AND gates.
 Expander terminals are left electrically open.
 To test "1" input current apply 4.5V to one input terminal of the input AND gate and apply zero volts to the other input terminal of that input AND gates.
 To test "1" input current apply 4.5V to one input terminal of the input AND gate and apply zero volts to the other input terminal of that input AND gates.
 To test output "1" power consumption, apply zero volts to both input terminals of each input terminal of the input terminal of the input AND gates.
 To test input latch voltage rating, apply 10mA to one input terminal of the input AND gate. Apply zero volts to the input terminals of the associated input AND gates.
 This test guarantees operation free of input latch-up over the specified operating voltage supply rarge.

- Manufacturer reserves the right to make design and process changes and improve-ments.
- 19.
- 20. Apply zero volts to the input terminals of the associated input AND gates. 21. Apply 0.8V to the input terminals of the associated input AND gates. 22. Detailed test conditions for AC testing are in Section 3.