# 8958



#### ABSOLUTE MAXIMUM RATINGS at $T_{a} = 25^{\circ}C$

| Supply Voltages, V <sub>BB</sub> and V <sub>CC</sub>   |
|--|
| Park Drive Output Current, I <sub>PARK</sub><br>Continuous   |
| Amplifier Input Voltage Range,<br>V <sub>IN</sub> <b>-2.0 V to V</b> <sub>CC</sub>   |
| Sense Input Voltage Range,<br>V <sub>SENSE IN</sub>  |
| Comparator and Digital Inputs,<br>V <sub>IN</sub>  |
| Power OK Output, V <sub>CEX</sub>  |
| Output Clamp Diode Current,<br>I <sub>F</sub> (pulsed) <b>1.0 A</b>  |
| Package Power Dissipation, P <sub>D</sub> See Graph<br>Operating Temperature Range,  |
| $T_A$ 0°C to +70°C<br>Junction Temperature, $T_J$ 150°C*<br>Storage Temperature Range,   |
| T <sub>S</sub> 55°C to +150°C<br>* Fault conditions that produce excessive junction<br>temperature will activate device thermal shutdown |

circuitry. These conditions can be tolerated but

should be avoided.

# **VOICE COIL MOTOR DRIVER**

Providing control and drive of the voice coil motor used for head positioning in disk drive applications, the A8958CLB is a full-bridge driver which can be configured so that its output current is a direct function of an externally applied control voltage or current. This linear current control function is supplemented by additional circuitry to protect the heads and the data disk during system failure or normal system shutdown.

The two  $\pm$ 800 mA driver outputs provide very-low saturation voltage drops and precise current control utilizing a single current-sensing resistor connected in series with the load. Under-voltage lockout disables the system in a controlled sequence if a fault condition occurs.

When activated by the under-voltage comparator, or a park command, the output power drivers change from a controlled current to a user-determined constant park voltage. Other features include a power ok flag, a limit input to force the outputs to their maximum level in either polarity, an over-riding output disable to shut down both power amplifiers and reduce quiescent supply current, and internal thermal shutdown which disables the load (but still allowing the head to be parked) in the event of excessive junction temperatures. The load is re-enabled when the junction temperature returns to a safe level.

The A8958CLB is supplied in a 24-lead power SOIC for surfacemount applications. The copper batwing construction provides for maximum package power dissipation in a minimum package size. It is rated for continuous operation over the temperature range of 0°C to +70°C.

#### FEATURES

- Controlled-Velocity Head Parking
- Zero Deadband
- High Transconductance Bandwidth
- User-Adjustable Transconductance Gain
- ±800 mA Load Current
- Dual Under-Voltage Monitors with Flag and User-Selectable Trip Points
- Internal Thermal Shutdown Circuitry
- Replaces UC3175

Always order by complete part number, e.g., A8958CLB .









115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000 Copyright © 1990, 2000 Allegro MicroSystems, Inc.

# ELECTRICAL CHARACTERISTICS at $T_A = +25^{\circ}C$ , $V_{CC} = V_{BB} = 12 V$

| Characteristic                              | Symbol           |   |      | Limits |      |       |  |
|---|------------------|---|------|--------|------|-------|--|
|   |                  | Test Conditions   | Min. | Тур.   | Max. | Units |  |
| Logic Supply Voltage Range                  | V <sub>CC</sub>  | Operating   | 8.0  | 12     | 16   | V     |  |
| Logic Supply UV Threshold                   | V <sub>CC</sub>  | High-to-low transition  | —    | 2.8    | 3.0  | V     |  |
| Logic Supply UV Hysteresis                  | $\Delta V_{CC}$  |   | —    | 200    | _    | mV    |  |
| Supply Current                              | I <sub>BB</sub>  | V <sub>OUT</sub> = 6 V, no load   | —    | 2.0    | —    | mA    |  |
|   | I <sub>CC</sub>  |   | —    | 23     | —    | mA    |  |
| Inhibited Supply Current                    | —                | $I_{BB}$ + $I_{CC}$ , $V_2 \ge 1.7$ V                                   | —    | 3.0    | 8.0  | mA    |  |
| Thermal Shutdown Temp.                      | TJ               |   | - 1  | 165    | —    | °C    |  |
| Thermal Shutdown Hysteresis                 | $\Delta T_{J}$   |   | - 1  | 8.0    | —    | °C    |  |
| Output Power Drivers                        |                  |   |      |        |      |       |  |
| Output Saturation Voltage                   | V <sub>SAT</sub> | I <sub>OUT</sub> = 250 mA   | —    | 250    | _    | mV    |  |
|   |                  | I <sub>OUT</sub> = 800 mA   | —    | 450    | _    | mV    |  |
|   |                  | I <sub>OUT</sub> = -250 mA  | —    | 750    |      | mV    |  |
|   |                  | I <sub>OUT</sub> = -800 mA  | —    | 950    | _    | mV    |  |
| Total Saturation Voltage<br>(Source + Sink) | V <sub>SAT</sub> | $I_{LOAD} = 250 \text{ mA}$   | —    | 1.0    | 1.4  | V     |  |
|   |                  | $I_{LOAD} = 800 \text{ mA}$   | _    | 1.4    | 2.0  | V     |  |
| Input Offset Voltage                        | V <sub>IO</sub>  | V <sub>CM</sub> = 6 V   | —    | 5.0    | 8.0  | mV    |  |
| Input Offset Drift                          | $\Delta V_{IO}$  |   | —    | _      | 25   | μV/°C |  |
| Input Bias Current                          | l <sub>iN</sub>  | Except IN <sub>A+</sub> , $V_{CM} = 6 V$                                | —    | -150   | -500 | nA    |  |
|   |                  | $IN_{A+}$ to $SENSE_{IN+} = 12 \text{ k}\Omega$ , $T_J = 25^{\circ}C$   | 69   | 84     | 105  | μA/\  |  |
| Input Offset Current                        | I <sub>IO</sub>  | $IN_B$ only, $V_{CM} = 6 V$   | _    |        | 200  | nA    |  |
| Differential Sense Input Current            | I <sub>ID</sub>  | I <sub>OUT</sub> = 5 mA   | -    | ±300   | _    | μA    |  |
|   |                  | I <sub>OUT</sub> = 500 mA   | _    | 3.0    | _    | mA    |  |
| Large Signal Gain                           | A <sub>VS</sub>  | $V_{OUT}$ = 2 V to 10 V, $I_{OUT}$ = ±500 mA                            | 1.5  | 5.0    | _    | V/m\  |  |
| Slew Rate                                   | SR               |   | _    | 4.0    | _    | V/µs  |  |
| Unity Gain Bandwidth                        | BW               | Amplifier A   | 0.5  | 1.0    | 1.7  | MHz   |  |
|   |                  | Amplifier B   | 0.5  | 2.0    | 2.2  | MHz   |  |
| Common-Mode Rejection                       | k <sub>CMR</sub> | $V_{CM} = 1 V \text{ to } 10 V$   | 70   | 90     | _    | dB    |  |
| Clamp Diode Forward Voltage                 | V <sub>F</sub>   | $I_F$ = 800 mA, $V_2 \ge 1.7$ V   | _    | 1.0    | 1.2  | V     |  |
| High-Side Current Limit                     | I <sub>OUT</sub> | $T_J = 25^{\circ}C$   | _    | 1.0    | 1.2  | Α     |  |
| Power Supply Rejection                      | k <sub>SVR</sub> | $V_{CC} = 4 \text{ V to } 15 \text{ V}, \text{ V}_{CM} = 1.5 \text{ V}$ | 70   | 90     | _    | dB    |  |

Negative current is defined as coming out of (sourcing) the specified device terminal.

Continued next page...

Typical Data is for design information only.

#### **ELECTRICAL CHARACTERISTICS (continued)**

| Characteristic                | Symbol                |   | Limits |      |      |       |
|-------------------------------|-----------------------|---|--------|------|------|-------|
|                               |                       | Test Conditions                                       | Min.   | Тур. | Max. | Units |
| Current Sense Amplifier       |                       |   | ·      |      |      |       |
| Input Offset Voltage          | V <sub>IO</sub>       | V <sub>CM</sub> = 6 V                                 | —      | _    | 2.0  | mV    |
| Input Offset Drift            | $\Delta V_{IO}$       | $V_{CM} = 0 V$ to 12 V                                | —      | _    | 3000 | μV/V  |
|                               |                       |   | —      | —    | 8.0  | μV/°C |
| Voltage Gain                  | A <sub>VS</sub>       | $V_{ID} = -1 V \text{ to } +1 V, V_{CM} = 6 V$        | 1.95   | 2.00 | 2.05 | _     |
| Output Saturation Voltage     | V <sub>SAT</sub>      | V <sub>OUT</sub> , I <sub>OUT(SINK)</sub> = 1.5 mA    | —      | 300  | 500  | mV    |
|                               |                       | $V_{CC} - V_{OUT}, I_{OUT(SOURCE)} = -1.5 \text{ mA}$ | —      | 400  | 700  | mV    |
| Park Function                 |                       | •   |        |      |      |       |
| PARK DRIVE Leakage Current    | I <sub>CEX</sub>      | V <sub>CEX</sub> = 20 V                               | —      | —    | 100  | μA    |
| PARK DRIVE Saturation Voltage | V <sub>CE(SAT)</sub>  | I <sub>C</sub> = 200 mA                               | —      | 300  | 500  | mV    |
| PARK Input Threshold          | V <sub>PARK</sub>     |   | 0.7    | 1.1  | 1.7  | V     |
| PARK Input Current            | I <sub>PARK</sub>     | V <sub>PARK</sub> = 1.7 V                             | —      | _    | 100  | μA    |
| PARK VOLTAGE Input Current    | I <sub>PARK V</sub>   |   | —      | -150 | -500 | nA    |
| Under-Voltage Protection      |                       | •   | •      |      |      |       |
| UV Threshold                  | V <sub>UV</sub>       | Low-to-High Trans., Other Input = 6 V                 | 1.48   | 1.50 | 1.52 | V     |
| UV Threshold Hysteresis       | $\Delta V_{UV}$       |   | 15     | 25   | 45   | mV    |
| UV Input Current              | I <sub>UV</sub>       | V <sub>UV</sub> = 1 V                                 | —      | -0.5 | -1.5 | μA    |
| PWR OK Saturation Voltage     | V <sub>CE(SAT)</sub>  | I <sub>C</sub> = 5 mA                                 | —      | _    | 450  | mV    |
| PWR OK Leakage Current        | I <sub>CEX</sub>      | V <sub>CEX</sub> = 20 V                               | —      | _    | 5.0  | μA    |
| Auxiliary Functions           | L                     | •   |        |      |      |       |
| LIMIT Input Voltage           | V <sub>LIMIT(L)</sub> | OUT <sub>A</sub> forced Low                           | 0.7    | 0.8  | _    | V     |
|                               | V <sub>LIMIT(H)</sub> | OUT <sub>A</sub> forced High                          | —      | 2.2  | 2.3  | V     |
|                               | V <sub>LIMIT</sub>    | Limit inactive  | 1.2    | _    | 1.8  | V     |
|                               |                       | Open circuit  | 1.45   | 1.50 | 1.55 | V     |
| LIMIT Input Resistance        | R <sub>LIMIT</sub>    | V <sub>LIMIT</sub> = 1.2 V to 1.8 V                   | —      | 10   | _    | kΩ    |
| INHIBIT Input Threshold       | V <sub>2</sub>        |   | 0.7    | 1.1  | 1.7  | V     |
| INHIBIT Input Current         | I <sub>2</sub>        | V <sub>2</sub> = 1.7 V                                | _      | _    | 200  | μA    |

Negative current is defined as coming out of (sourcing) the specified device terminal.

Typical Data is for design information only.



#### **TERMINAL FUNCTIONS**

| Term.   | Terminal Name                       | Function  |
|---------|-------------------------------------|---|
| 1       | LOGIC SUPPLY                        | V <sub>CC</sub> ; logic supply voltage.   |
| 2       | INHIBIT                             | An active-high logic input that inhibits the output stages without initiating a park.   |
| 3 & 4   | $\mathrm{UV}_1$ and $\mathrm{UV}_2$ | Under-voltage detection inputs. If not used, these terminals must be connected to the logic supply ( $V_{CC}$ ).                |
| 5       | LIMIT                               | A tri-state input that forces the output of amplifier A into saturation in either direction, or allows normal linear operation. |
| 6 & 7   | GROUND <sub>AB</sub>                | Power amplifiers' ground and thermal heat sink.   |
| 8       | PARK VOLTAGE                        | Auxiliary inverting input to power amplifier A.   |
| 9       | SENSE <sub>IN-</sub>                | Inverting input to current sense error amplifer.  |
| 10      | IN <sub>A+</sub>                    | Non-inverting input to power amplifier A.   |
| 11      | IN <sub>A-</sub>                    | Inverting input to power amplifier A.   |
| 12      | OUT <sub>A</sub>                    | Power amplifier A output to voice coil motor.   |
| 13      | OUT <sub>B</sub>                    | Power amplifier B output to voice coil motor.   |
| 14      | LOAD SUPPLY                         | V <sub>BB</sub> ; load supply voltage.  |
| 15      | IN <sub>B-</sub>                    | Inverting input to power amplifier B.   |
| 16      | IN <sub>B+</sub>                    | Non-inverting input to power amplifier B.   |
| 17      | SENSE <sub>IN+</sub>                | Non-inverting input to current sense error amplifer.  |
| 18 & 19 | GROUND <sub>AB</sub>                | Power amplifiers' ground and thermal heat sink.   |
| 20      | PWR OK                              | A logic low at this output indicates an under-voltage condition.  |
| 21      | GROUND                              | Circuit reference.  |
| 22      | PARK                                | An active-high logic input that activates the park function.  |
| 23      | PARK DRIVE                          | Power transistor for retract current control on power down or park command.   |
| 24      | SENSE <sub>OUT</sub>                | Output of current sense error amplifier.  |



#### **CURRENT SENSING**







115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000



NOTES: 1. Webbed lead frame. Leads 6, 7, 18, and 19 are internally one piece.

- 2. Lead spacing tolerance is non-cumulative.
- 3. Exact body and lead configuration at vendor's option within limits shown.

The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro products are not authorized for use as critical components in life-support devices or systems without express written approval.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.



115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000