### A28F010 1024K (128K x 8) CMOS FLASH MEMORY

(Automotive)

- Automotive Temperature Range: -40°C to +125°C
- Flash Memory Electrical Chip-Erase
   1 Second Typical Chip-Erase
- Quick-Pulse Programming Algorithm
   10 µs Typical Byte-Program
   2 Second Chip-Program
- 1,000 Erase/Program Cycles Minimum over Automotive Temperature Range
- 12.0V ±5% V<sub>PP</sub>

intel

- High-Performance Read
   120 ns Maximum Access Time
- CMOS Low Power Consumption — 30 mA Maximum Active Current — 300 µA Maximum Standby Current

- Integrated Program/Erase Stop Timer
- Command Register Architecture for Microprocessor/Microcontroller Compatible Write Interface
- Noise Immunity Features — ± 10% V<sub>CC</sub> Tolerance
  - Maximum Latch-Up Immunity through EPI Processing
- ETOX™ III Flash Nonvolatile Memory Technology
  - EPROM-Compatible Process Base
  - High-Volume Manufacturing Experience
- JEDEC-Standard Pinouts
   32-Pin Plastic DIP
   32-Lead PLCC

(See Packaging Spec., Order #231369)

Intel's 28F010 CMOS flash memory offers the most cost-effective and reliable alternative for read/write random access nonvolatile memory. The 28F010 adds electrical chip-erasure and reprogramming to familiar EPROM technology. Memory contents can be rewritten: in a test socket; in a PROM-programmer socket; onboard during subassembly test; in-system during final test; and in-system after-sale. The 28F010 increases memory flexibility, while contributing to time- and cost-savings.

The 28F010 is a 1024-kilobit nonvolatile memory organized as 131,072 bytes of 8 bits. Intel's 28F010 is offered in 32-pin Plastic DIP or 32-lead PLCC packages. Pin assignments conform to JEDEC standards.

Extended erase and program cycling capability is designed into Intel's ETOX<sup>™</sup> III (EPROM Tunnel Oxide) process technology. Advanced oxide processing, an optimized tunneling structure, and lower electric field combine to extend reliable cycling beyond that of traditional EEPROMs. With the 12.0V V<sub>PP</sub> supply, the 28F010 performs a minimum of 1,000 erase and program cycles well within the time limits of the Quick-Pulse Programming and Quick-Erase algorithms.

Intel's 28F010 employs advanced CMOS circuitry for systems requiring high-performance access speeds, low power consumption, and immunity to noise. Its 120 nanosecond access time provides no-WAIT-state performance for a wide range of microprocessors and microcontrollers. Maximum standby current of 300  $\mu$ A translates into power savings when the device is deselected. Finally, the highest degree of latch-up protection is achieved through Intel's unique EPI processing. Prevention of latch-up is provided for stresses up to 100 mA on address and data pins, from -1V to V<sub>CC</sub> +1V.

With Intel's ETOX III process base, the 28F010 leverages years of EPROM experience to yield the highest levels of quality, reliability, and cost-effectiveness.

In order to meet the rigorous environmental requirements of automotive applications, Intel offers the 28F010 in extended automotive temperature range. Read and write characteristics are guaranteed over the range of  $-40^{\circ}$ C to  $+125^{\circ}$ C ambient.

\*Other brands and names are the property of their respective owners. Information in this document is provided in connection with Intel products. Intel assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of Intel products except as provided in Intel's Terms and Conditions of Sale for such products. Intel retains the right to make changes to these specifications at any time, without notice. Microcomputer Products may have minor variations to this specification known as errata. COPYRIGHT © INTEL CORPORATION, 1995 November 1995 Order Number: 290266-004



Figure 1. 28F010 Block Diagram

### AUTOMOTIVE TEMPERATURE FLASH MEMORIES

The Intel Automotive Flash memories have received additional processing to enhance product characteristics. The automotive temperature range is  $-40^{\circ}$ C to  $+125^{\circ}$ C during the read/write/erase/program operations.

Speed	Packaging Options				
Versions	Plastic DIP	PLCC			
150	AP	AN			
120	AP	AN			

## int<sub>el</sub>.

28F010			
$V_{PP} \ \begin{bmatrix} 1 \\ A_{16} \\ 2 \\ A_{15} \\ 3 \\ A_{12} \\ \end{bmatrix}$ $A_{7} \ \begin{bmatrix} 5 \\ 28F0 10 \\ A_{6} \\ 32-PIN \\ A_{5} \\ 7 \\ PDIP \\ A_{4} \\ B \\ 0.62" \times \\ 1.64" \\ A_{3} \\ 9 \\ TOP \\ VIEW \\ A_{2} \\ 10 \\ A_{1} \\ 11 \\ A_{0} \\ 12 \\ DO_{0} \\ 13 \\ DQ_{1} \\ 14 \\ DQ_{2} \\ 15 \\ V_{SS} \\ 16 \\ \end{bmatrix}$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
	290266-2		

Figure 2. 28F010 Pin Configurations

Та	able	1.	Pin	Description

Symbol	Туре	Name and Function
A <sub>0</sub> -A <sub>16</sub>	INPUT	ADDRESS INPUTS for memory addresses. Addresses are internally latched during a write cycle.
DQ <sub>0</sub> -DQ <sub>7</sub>	INPUT/OUTPUT	<b>DATA INPUT/OUTPUT:</b> Inputs data during memory write cycles; outputs data during memory read cycles. The data pins are active high and float to tri-state OFF when the chip is deselected or the outputs are disabled. Data is internally latched during a write cycle.
CE#	INPUT	<b>CHIP ENABLE:</b> Activates the device's control logic, input buffers, decoders and sense amplifiers. CE# is active low; CE# high deselects the memory device and reduces power consumption to standby levels.
OE#	INPUT	<b>OUTPUT ENABLE:</b> Gates the devices output through the data buffers during a read cycle. OE # is active low.
WE#	INPUT	<b>WRITE ENABLE:</b> Controls writes to the control register and the array. Write enable is active low. Addresses are latched on the falling edge and data is latched on the rising edge of the WE# pulse. <b>Note:</b> With $V_{PP} \leq 6.5V$ , memory contents cannot be altered.
V <sub>PP</sub>		<b>ERASE/PROGRAM POWER SUPPLY</b> for writing the command register, erasing the entire array, or programming bytes in the array.
V <sub>CC</sub>		DEVICE POWER SUPPLY (5V ±10%)
V <sub>SS</sub>		GROUND
NC		<b>NO INTERNAL CONNECTION</b> to device. Pin may be driven or left floating.

#### **APPLICATIONS**

The 28F010 flash-memory adds electrical chip-erasure and reprogrammability to EPROM non-volatility and ease of use. The 28F010 is ideal for storing code or data-tables in applications where periodic updates are required. The 28F010 also serves as a dense, nonvolatile data acquisition and storage medium.

The need for code updates pervades all phases of a system's life—from prototyping to system manufacture to after-sale service. In the factory, during prototyping, revisions to control code necessitate ultraviolet erasure and reprogramming of EPROM-based prototype codes. The 28F010 replaces the 15- to 20-minute ultraviolet erasure with one-second electrical erasure. Electrical chip-erasure and reprogramming occur in the same workstation or PROMprogrammer socket.

Diagnostics, performed at subassembly or final assembly stages, often require the socketing of EPROMs. Socketed test codes are ultimately replaced with EPROMs containing the final program. With electrical chip-erasure and reprogramming, the 28F010 is soldered to the circuit board. Test codes are programmed into the 28F010 as it resides on the circuit board. Ultimately, the final code can be downloaded to the device. The 28F010's in-circuit alterability eliminates unnecessary handling and less-reliable socketed connections, while adding greater test flexibility.

Material and labor costs associated with code changes increase at higher levels of system integration—the most costly being code updates after sale. Code "bugs", or the desire to augment system functionality, prompt after-sale code updates. Field revisions to EPROM-based code require the removal of EPROM components or entire boards.

### intel

Designing with the in-circuit alterable 28F010 eliminates socketed memories, reduces overall material costs, and drastically cuts the labor costs associated with code updates. With the 28F010, code updates are implemented locally via an edge-connector, or remotely over a serial communication link.

The 28F010's electrical chip-erasure, byte reprogrammability, and complete nonvolatility fit well with data accumulation needs. Electrical chip-erasure gives the designer a "blank-slate" in which to log data. Data can be periodically off-loaded for analysis—erasing the slate and repeating the cycle. Or, multiple devices can maintain a "rolling window" of accumulated data.

With high density, nonvolatility, and extended cycling capability, the 28F010 offers an innovative alternative for mass storage. Integrating main memory and backup storage functions into directly executable flash memory boosts system performance, shrinks system size, and cuts power consumption. Reliability exceeds that of electromechanical media, with greater durability in extreme environmental conditions.

A high degree of on-chip feature integration simplifies memory-to-processor interfacing. Figure 3 depicts two 28F010s tied to the 80C186 system bus. The 28F010's architecture minimizes interface circuitry needed for complete in-circuit updates of memory contents.

With cost-effective in-system reprogramming and extended cycling capability, the 28F010 fills the functionality gap between traditional EPROMs and EEPROMs. EPROM-compatible specifications, straightforward interfacing, and in-circuit alterability allows designers to easily augment memory flexibility and satisfy the need for updatable nonvolatile storage in today's designs.



Figure 3. 28F010 in a 80C186 System

#### PRINCIPLES OF OPERATION

Flash-memory augments EPROM functionality with in-circuit electrical erasure and reprogramming. The 28F010 introduces a command register to manage this new functionality. The command register allows for: 100% TTL-level control inputs; fixed power supplies during erasure and programming; and maximum EPROM compatibility.

In the absence of high voltage on the V<sub>PP</sub> pin, the 28F010 is a read-only memory. Manipulation of the external memory-control pins yields the standard EPROM read, standby, output disable, and Intelligent Identifier operations.

The same EPROM read, standby, and output disable operations are available when high voltage is applied to the  $V_{PP}$  pin. In addition, high voltage on  $V_{PP}$  enables erasure and programming of the device. All functions associated with altering memory contents—Intelligent Identifier, erase, erase verify, program, and program verify—are accessed via the command register.

Commands are written to the register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for programming or erase operations. With the appropriate command written to the register, standard microprocessor read timings output array data, access the Intelligent Identifier codes, or output data for erase and program verification.

#### Integrated Program/Erase Stop Timer

Successive command write cycles define the durations of program and erase operations; specifically, the program or erase time durations are normally terminated by associated program or erase verify commands. An integrated stop timer provides simplified timing control over these operations; thus eliminating the need for maximum program/erase timing specifications. Program and erase pulse durations are minimums only. When the stop timer terminates a program or erase operation, the device enters an inactive state and remains inactive until receiving the appropriate verify or reset command.

#### Write Protection

The command register is only alterable when  $V_{PP}$  is at high voltage. Depending upon the application, the system designer may choose to make the  $V_{PP}$  power supply switchable—available only when memory updates are desired. When high voltage is removed,



•								
	Pins Operation	V <sub>PP</sub> (1)	A <sub>0</sub>	A <sub>9</sub>	CE#	OE#	WE#	DQ <sub>0</sub> -DQ <sub>7</sub>
	Read	V <sub>PPL</sub>	A <sub>0</sub>	Ag	VIL	VIL	VIH	Data Out
	Output Disable	V <sub>PPL</sub>	Х	Х	VIL	VIH	VIH	Tri-State
READ-ONLY	Standby	V <sub>PPL</sub>	Х	Х	VIH	Х	Х	Tri-State
	Intelligent Identifier (Mfr) <sup>(2)</sup>	V <sub>PPL</sub>	VIL	V <sub>ID</sub> (3)	VIL	VIL	VIH	Data = 89H
	Intelligent Identifier (Device) <sup>(2)</sup>	V <sub>PPL</sub>	VIH	V <sub>ID</sub> (3)	VIL	VIL	VIH	Data = B4H
	Read	V <sub>PPH</sub>	A <sub>0</sub>	A <sub>9</sub>	V <sub>IL</sub>	V <sub>IL</sub>	VIH	Data Out <sup>(4)</sup>
READ/WRITE	Output Disable	V <sub>PPH</sub>	Х	Х	VIL	VIH	VIH	Tri-State
	Standby <sup>(5)</sup>	V <sub>PPH</sub>	Х	Х	VIH	Х	Х	Tri-State
	Write	V <sub>PPH</sub>	A <sub>0</sub>	A <sub>9</sub>	VIL	VIH	V <sub>IL</sub>	Data In <sup>(6)</sup>

#### Table 2. 28F010 Bus Operations

#### NOTES:

1. V<sub>PPL</sub> may be ground, a no-connect with a resistor tied to ground, or  $\leq$  6.5V. V<sub>PPH</sub> is the programming voltage specified for the device. Refer to D.C. Characteristics. When V<sub>PP</sub> = V<sub>PPL</sub> memory contents can be read but not written or erased. 2. Manufacturer and device codes may also be accessed via a command register write sequence. Refer to Table 3. All other addresses low.

3. VID is the Intelligent Identifier high voltage. Refer to DC Characteristics.

4. Read operations with V<sub>PP</sub> = V<sub>PPH</sub> may access array data or the Intelligent Identifier codes.

5. With V<sub>PP</sub> at high voltage, the standby current equals  $I_{CC}$  +  $I_{PP}$  (standby). 6. Refer to Table 3 for valid Data-In during a write operation.

7. X can be  $V_{IL}$  or  $V_{IH}$ .

the contents of the register default to the read command, making the 28F010 a read-only memory. Memory contents cannot be altered.

Or, the system designer may choose to "hardwire" VPP, making the high voltage supply constantly available. In this instance, all operations are performed in conjunction with the command register. The 28F010 is designed to accommodate either design practice, and to encourage optimization of the processor-memory interface.

The two-step Program/Erase write sequence to the Command Register provides additional software write protection.

#### **BUS OPERATIONS**

#### Read

The 28F010 has two control functions, both of which must be logically active, to obtain data at the outputs. Chip-Enable (CE#) is the power control and should be used for device selection. Output-Enable (OE#) is the output control and should be used to gate data from the output pins, independent of device selection. Figure 6 illustrates read timing waveforms.

When V<sub>PP</sub> is low (V<sub>PPI</sub>), the read only operation is active. This permits reading the data in the array and outputting the Intelligent Identifier codes (see Table 2). When VPP is high (VPPH), the default condition of the device is the read only mode. This allows reading the data in the array. Further functionality is achieved though the Command Register as shown in Table 3.

#### **Output Disable**

With Output-Enable at a logic-high level (VIH), output from the device is disabled. Output pins are placed in a high-impedance state.

#### Standby

With Chip-Enable at a logic-high level, the standby operation disables most of the 28F010's circuitry and substantially reduces device power consumption. The outputs are placed in a high-impedance state, independent of the Output-Enable signal. If the 28F010 is deselected during erasure, programming, or program/erase verification, the device draws active current until the operation is terminated.

#### Intelligent Identifier Operation

The Intelligent Identifier operation outputs the manufacturer code (89H) and device code (B4H). Programming equipment automatically matches the device with its proper erase and programming algorithms

With Chip-Enable and Output-Enable at a logic low level, raising A9 to high voltage  $V_{\text{ID}}$  (see DC Characteristics) activates the operation. Data read from locations 0000H and 0001H represent the manufacturer's code and the device code, respectively.

The manufacturer- and device-codes can also be read via the command register, for instances where the 28F010 is erased and reprogrammed in the target system. Following a write of 90H to the command register, a read from address location 0000H outputs the manufacturer code (89H). A read from address 0001H outputs the device code (B4H).

#### Write

Device erasure and programming are accomplished via the command register, when high voltage is applied to the V<sub>PP</sub> pin. The contents of the register serve as input to the internal state-machine. The state-machine outputs dictate the function of the device.

The command register itself does not occupy an addressable memory location. The register is a latch

#### A28F010

used to store the command, along with address and data information needed to execute the command.

The command register is written by bringing Write-Enable to a logic-low level ( $V_{IL}$ ), while Chip-Enable is low. Addresses are latched on the falling edge of Write-Enable, while data is latched on the rising edge of the Write-Enable pulse. Standard microprocessor write timings are used.

Refer to A.C. Write Characteristics and the Erase/ Programming Waveforms for specific timing parameters.

#### **COMMAND DEFINITIONS**

When low voltage is applied to the  $V_{PP}$  pin, the contents of the command register default to 00H, enabling read-only operations.

Placing high voltage on the  $V_{PP}$  pin enables read/ write operations. Device operations are selected by writing specific data patterns into the command register. Table 3 defines these 28F010 register commands.

**Table 3. Command Definitions** 

Command	Bus Cycles First Bus Cycle			Second Bus Cycle			
	Req'd	Operation <sup>(1)</sup> Address <sup>(2)</sup> Data <sup>(3)</sup> O		Operation <sup>(1)</sup>	Address <sup>(2)</sup>	Data <sup>(3)</sup>	
Read Memory	1	Write	Х	00H			
Read Intelligent Identifier Codes(4)	2	Write	Х	90H	Read	IA	ID
Set-up Erase/Erase <sup>(5)</sup>	2	Write	Х	20H	Write	Х	20H
Erase Verify <sup>(5)</sup>	2	Write	EA	A0H	Read	х	EVD
Set-up Program/Program <sup>(6)</sup>	2	Write	Х	40H	Write	PA	PD
Program Verify <sup>(6)</sup>	2	Write	х	COH	Read	х	PVD
Reset <sup>(7)</sup>	2	Write	Х	FFH	Write	Х	FFH

#### NOTES:

1. Bus operations are defined in Table 2.

2. IA = Identifier address: 00H for manufacturer code, 01H for device code.

EA = Address of memory location to be read during erase verify.

PA = Address of memory location to be programmed.

Addresses are latched on the falling edge of the Write-Enable pulse.

3. ID = Data read from location IA during device identification (Mfr = 89H, Device = B4H).

EVD = Data read from location EA during erase verify.

PD = Data to be programmed at location PA. Data is latched on the rising edge of Write-Enable.

PVD = Data read from location PA during program verify. PA is latched on the Program command.

4. Following the Read Intelligent ID command, two read operations access manufacturer and device codes.

5. Figure 5 illustrates the Quick-Erase Algorithm.

6. Figure 4 illustrates the Quick-Pulse Programming Algorithm.

7. The second bus cycle must be followed by the desired command register write.

#### **Read Command**

While  $V_{PP}$  is high, for erasure and programming, memory contents can be accessed via the read command. The read operation is initiated by writing 00H into the command register. Microprocessor read cycles retrieve array data. The device remains enabled for reads until the command register contents are altered.

The default contents of the register upon V<sub>PP</sub> power-up is 00H. This default value ensures that no spurious alteration of memory contents occurs during the V<sub>PP</sub> power transition. Where the V<sub>PP</sub> supply is hard-wired to the 28F010, the device powers-up and remains enabled for reads until the command-register contents are changed. Refer to the A.C. Read Characteristics and Waveforms for specific timing parameters.

#### Intelligent Identifier Command

Flash-memories are intended for use in applications where the local CPU alters memory contents. As such, manufacturer- and device-codes must be accessible while the device resides in the target system. PROM programmers typically access signature codes by raising A9 to a high voltage. However, multiplexing high voltage onto address lines is not a desired system-design practice.

The 28F010 contains an inteligent Identifier operation to supplement traditional PROM-programming methodology. The operation is initiated by writing 90H into the command register. Following the command write, a read cycle from address 0000H retrieves the manufacturer code of 89H. A read cycle from address 0001H returns the device code of B4H. To terminate the operation, it is necessary to write another valid command into the register.

#### Set-up Erase/Erase Commands

Set-up Erase is a command-only operation that stages the device for electrical erasure of all bytes in the array. The set-up erase operation is performed by writing 20H to the command register.

To commence chip-erasure, the erase command (20H) must again be written to the register. The erase operation begins with the rising edge of the Write-Enable pulse and terminates with the rising edge of the next Write-Enable pulse (i.e., Erase-Verify Command).

This two-step sequence of set-up followed by execution ensures that memory contents are not accidentally erased. Also, chip-erasure can only occur when

### int<sub>el</sub>.

high voltage is applied to the V<sub>PP</sub> pin. In the absence of this high voltage, memory contents are protected against erasure. Refer to A.C. Erase Characteristics and Waveforms for specific timing parameters.

#### **Erase-Verify Command**

The erase command erases all bytes of the array in parallel. After each erase operation, all bytes must be verified. The erase verify operation is initiated by writing AOH into the command register. The address for the byte to be verified must be supplied as it is latched on the falling edge of the Write-Enable pulse. The register write terminates the erase operation with the rising edge of its Write-Enable pulse.

The 28F010 applies an internally-generated margin voltage to the addressed byte. Reading FFH from the addressed byte indicates that all bits in the byte are erased.

The erase-verify command must be written to the command register prior to each byte verification to latch its address. The process continues for each byte in the array until a byte does not return FFH data, or the last address is accessed.

In the case where the data read is not FFH, another erase operation is performed. (Refer to Set-up Erase/Erase). Verification then resumes from the address of the last-verified byte. Once all bytes in the array have been verified, the erase step is complete. The device can be programmed. At this point, the verify operation is terminated by writing a valid command (e.g. Program Set-up) to the command register. Figure 5, the Quick-Erase algorithm, illustrates how commands and bus operations are combined to perform electrical erasure of the 28F010. Refer to A.C. Erase Characteristics and Waveforms for specific timing parameters.

#### Set-up Program/Program Commands

Set-up program is a command-only operation that stages the device for byte programming. Writing 40H into the command register performs the set-up operation.

Once the program set-up operation is performed, the next Write-Enable pulse causes a transition to an active programming operation. Addresses are internally latched on the falling edge of the Write-Enable pulse. Data is internally latched on the rising edge of the Write-Enable pulse. The rising edge of Write-Enable also begins the programming operation. The programming operation terminates with the next rising edge of Write-Enable, used to write the program-verify command. Refer to A.C. Program-

ming Characteristics and Waveforms for specific timing parameters.

#### **Program-Verify Command**

The 28F010 is programmed on a byte-by-byte basis. Byte programming may occur sequentially or at random. Following each programming operation, the byte just programmed must be verified.

The program-verify operation is initiated by writing COH into the command register. The register write terminates the programming operation with the rising edge of its Write-Enable pulse. The program-verify operation stages the device for verification of the byte last programmed. No new address information is latched.

The 28F010 applies an internally-generated margin voltage to the byte. A microprocessor read cycle outputs the data. A successful comparison between the programmed byte and true data means that the byte is successfully programmed. Programming then proceeds to the next desired byte location. Figure 4, the 28F010 Quick-Pulse Programming algorithm, illustrates how commands are combined with bus operations to perform byte programming. Refer to A.C. Programming Characteristics and Waveforms for specific timing parameters.

#### **Reset Command**

A reset command is provided as a means to safely abort the erase- or program-command sequences. Following either set-up command (erase or program) with two consecutive writes of FFH will safely abort the operation. Memory contents will not be altered. A valid command must then be written to place the device in the desired state.

#### **EXTENDED ERASE/PROGRAM CYCLING**

EEPROM cycling failures have always concerned users. The high electrical field required by thin oxide EEPROMs for tunneling can literally tear apart the oxide at defect regions. To combat this, some suppliers have implemented redundancy schemes, reducing cycling failures to insignificant levels. However, redundancy requires that cell size be doubled an expensive solution.

Intel has designed extended cycling capability into its ETOX-II flash memory technology. Resulting improvements in cycling reliability come without increasing memory cell size or complexity. First, an advanced tunnel oxide increases the charge carrying ability ten-fold. Second, the oxide area per cell subjected to the tunneling electric field is one-tenth that of common EEPROMs, minimizing the probabili-

#### A28F010

ty of oxide defects in the region. Finally, the peak electric field during erasure is approximately 2 MV/ cm lower than EEPROM. The lower electric field greatly reduces oxide stress and the probability of failure—increasing time to wearout by a factor of 100,000,000.

The device is programmed and erased using Intel's Quick-Pulse Programming and Quick-Erase algorithms. Intel's algorithmic approach uses a series of operations (pulses), along with byte verification, to completely and reliably erase and program the device.

#### QUICK-PULSE PROGRAMMING ALGORITHM

The Quick-Pulse Programming algorithm uses programming operations of 10  $\mu$ s duration. Each operation is followed by a byte verification to determine when the addressed byte has been successfully programmed. The algorithm allows for up to 25 programming operations per byte, although most bytes verify on the first or second operation. The entire sequence of programming and byte verification is performed with V<sub>PP</sub> at high voltage. Figure 4 illustrates the Quick-Pulse Programming algorithm.

#### QUICK-ERASE ALGORITHM

Intel's Quick-Erase algorithm yields fast and reliable electrical erasure of memory contents. The algorithm employs a closed-loop flow, similar to the Quick-Pulse Programming algorithm, to simultaneously remove charge from all bits in the array.

Erasure begins with a read of memory contents. The 28F010 is erased when shipped from the factory. Reading FFH data from the device would immediately be followed by device programming.

For devices being erased and reprogrammed, uniform and reliable erasure is ensured by first programming all bits in the device to their charged state (Data = 00H). This is accomplished, using the Quick-Pulse Programming algorithm, in approximately two seconds.

Erase execution then continues with an initial erase operation. Erase verification (data = FFH) begins at address 0000H and continues through the array to the last address, or until data other than FFH is encountered. With each erase operation, an increasing number of bytes verify to the erased state. Erase efficiency may be improved by storing the address of the last byte verified in a register. Following the next erase operation. Erasure typically occurs in one second. Figure 5 illustrates the Quick-Erase algorithm.



Figure 4. 28F010 Quick-Pulse Programming Algorithm

### intel



Bus Operation	Command	Comments
		Entire Memory Must = 00H Before Erasure
Standby		Use Quick-Pulse Programming Algorithm (Figure 4) Wait for V <sub>PP</sub> Ramp to V <sub>PPH</sub> (1)
		Initialize Addresses and Pulse-Count
Write	Set-up Erase	Data = 20H
Write	Erase	Data = 20H
Standby		Duration of Erase Operation (t <sub>WHWH2</sub> )
Write	Erase(3) Verify	Addr = Byte to Verify; Data = A0H; Stops Erase Operation(2)
Standby		t <sub>WHGL</sub>
Read		Read Byte to Verify Erasure
Standby		Compare Output to FFH Increment Pulse-Count
Write	Read	Data $=$ 00H, Resets the Register for Read Operations
Standby		Wait for $V_{PP}$ Ramp to $V_{PPL}(1)$
3. Erase V	erify is perfo	rmed only after chip-erasure. A

#### NOTES:

**NOTES:** 1. See DC Characteristics for value of  $V_{PPH}$ . The  $V_{PP}$ power supply can be hard-wired to the device or switchable. When  $V_{PP}$  is switched,  $V_{PPL}$  may be ground, no-connect with a resistor tied to ground, or less than 6.5V. Refer to Principles of Operation. 2. Refer to Principles of Operation.

3. Erase Verify is performed only after chip-erasure. A final read/compare may be performed (optional) after the register is written with the read command.

4. CAUTION: The algorithm MUST BE FOLLOWED to ensure proper and reliable operation of the device.

Figure 5. A28F010 Quick-Erase Algorithm



#### **DESIGN CONSIDERATIONS**

#### **Two-Line Output Control**

Flash-memories are often used in larger memory arrays. Intel provides two read-control inputs to accommodate multiple memory connections. Two-line control provides for:

- a. the lowest possible memory power dissipation and.
- b. complete assurance that output bus contention will not occur.

To efficiently use these two control inputs, an address-decoder output should drive chip-enable, while the system's read signal controls all flashmemories and other parallel memories. This assures that only enabled memory devices have active outputs, while deselected devices maintain the low power standby condition.

#### **Power Supply Decoupling**

Flash memory power-switching characteristics require careful device decoupling. System designers are interested in three supply current (I<sub>CC</sub>) issuesstandby, active, and transient current peaks produced by falling and rising edges of chip-enable. The capacitive and inductive loads on the device outputs determine the magnitudes of these peaks.

Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1 µF ceramic capacitor connected between  $V_{CC}$  and  $V_{SS},$  and between  $V_{PP}$ and VSS.

Place the high-frequency, low-inherent-inductance capacitors as close as possible to the devices. Also, for every eight devices, a 4.7 µF electrolytic capacitor should be placed at the array's power supply connection, between V<sub>CC</sub> and V<sub>SS</sub>. The bulk capacitor will overcome voltage slumps caused by printedcircuit-board trace inductance, and will supply charge to the smaller capacitors as needed.

#### V<sub>PP</sub> Trace on Printed Circuit Boards

Programming flash-memories, while they reside in the target system, requires that the printed circuit board designer pay attention to the VPP power supply trace. The VPP pin supplies the memory cell current for programming. Use similar trace widths and layout considerations given the  $V_{\mbox{CC}}$  power bus. Adequate VPP supply traces and decoupling will decrease V<sub>PP</sub> voltage spikes and overshoots.

#### **Power Up/Down Protection**

The 28F010 is designed to offer protection against accidental erasure or programming, caused by spurious system-level signals that may exist during power transitions. Also, with its control register architecture, alteration of memory contents only occurs after successful completion of the two-step command seauences. Power supply sequencing is not required. Internal circuitry of the 28F010 ensures that the command register architecture is reset to the read mode on power up.

A system designer must guard against active writes for  $V_{CC}$  voltages above the  $V_{LKO}$  when  $V_{PP}$  is active. Since both WE# and CE# must be low for a command write, driving either to VIH will prohibit writes. The control register architecture provides an added level of protection since alteration of memory contents only occurs after successful completion of the two-step command sequences.

#### 28F010 Power Dissipation

When designing portable systems, designers must consider battery power consumption not only during device operation, but also for data retention during system idle time. Flash nonvolatility increases the usable battery life of your system because the 28F010 does not consume any power to retain code or data when the system is off. Table 4 illustrates the power dissipated when updating the 28F010.

Table 4. 28F010 Typical Update Power Dissipation(4)

Operation	Power Dissipation (Watt-Seconds)	Notes
Array Program/ Program Verify	0.171	1
Array Erase/ Erase Verify	0.136	2
One Complete Cycle	0.478	3

#### NOTES:

1. Formula to calculate typical Program/Program Verify Power = [V<sub>PP</sub> × # Bytes × typical # Prog Pulses (t<sub>WHWH1</sub> × I<sub>PP2</sub> typical # t<sub>WHGL</sub> × I<sub>PP4</sub> typical)] + [V<sub>CC</sub> × # Bytes × typical # Prog Pulses (t<sub>WHWH1</sub> × I<sub>CC2</sub> typical # Prog Pulses (t<sub>WHWH1</sub> × I<sub>CC2</sub> typical # Prog Pulses) cal +  $t_{WHGL} \times t_{CC4}$  typical]. 2. Formula to calculate typical Erase/Erase Verify Power

[V\_PP (V\_PP3 typical  $\times$  t\_{ERASE} typical + I\_PP5 typical  $\times$  $t_{WHGL} \times \text{ \# Bytes})] + [V_{CC} (I_{CC3} \text{ typical} \times t_{ERASE} \text{ typical}$  $\begin{array}{l} & (WHGL \times \# \text{ Bytes}) \\ \times I_{CC5} \text{ typical} \times t_{WHGL} \times \# \text{ Bytes}) ]. \\ 3. \text{ One Complete Cycle} = \text{ Array Preprogram} + \text{ Array} \end{array}$ 

Erase + Program.

4. "Typicals" are not guaranteed, but based on a limited number of samples from production lots.

#### A28F010

#### **ABSOLUTE MAXIMUM RATINGS\***

Operating Ter	mperature
---------------	-----------

V <sub>CC</sub> Supply Voltage with	
Respect to Ground $\dots -2.0V$ to $+7.0V^{(2)}$	
Output Short Circuit Current100 mA <sup>(4)</sup>	
Maximum Junction Temperature (T <sub>J</sub> ) + 140°C	

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and ex-tended exposure beyond the "Operating Conditions" may affect double reliability. may affect device reliability.

#### NOTES:

1. Operating temperature is for automotive product defined by this specification. 2. Minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods less than 20 ns. Maximum DC voltage on output pins is V<sub>CC</sub> + 0.5V, which may overshoot to V<sub>CC</sub> + 2.0V for periods less than 20 ns. 3. Maximum DC voltage on A<sub>9</sub> or V<sub>PP</sub> may overshoot to + 14.0V for periods less than 20 ns. 4. Output shorted for no more than one second. No more than one output shorted at a time.

#### **OPERATING CONDITIONS**

Symbol	Parameter	Limits		Unit	Comments	
Cymbol	ranatio	Min I		onne		
T <sub>A</sub>	Operating Temperature	-40	+ 125	°C	For Read-Only and Read/Write Operations	
V <sub>CC</sub>	V <sub>CC</sub> Supply Voltage	4.50	5.50	V		

#### DC CHARACTERISTICS-TTL/NMOS COMPATIBLE

Symbol	Parameter	meter Notes Limits			Unit	Test Conditions	
Cymbol	randiteter	Notes		Typical	Мах	oiiit	
I <sub>LI</sub>	Input Leakage Current	1			±1.0		
I <sub>LO</sub>	Output Leakage Current	1			±10		$V_{CC} = V_{CC} Max$ $V_{OUT} = V_{CC} or V_{SS}$
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	1			1.0	mA	$V_{CC} = V_{CC} Max$ CE# = V <sub>IH</sub>
I <sub>CC1</sub>	V <sub>CC</sub> Active Read Current	1		10	30		$V_{CC} = V_{CC} Max, CE \# = V_{IL}$ f = 6 MHz, I <sub>OUT</sub> = 0 mA
I <sub>CC2</sub>	V <sub>CC</sub> Programming Current	1, 2		1.0	30	mA	Programming in Progress
I <sub>CC3</sub>	V <sub>CC</sub> Erase Current	1, 2		5.0	30	mA	Erasure in Progress
I <sub>CC4</sub>	V <sub>CC</sub> Program Verify Current	1, 2		5.0	30	mA	$V_{PP} = V_{PPH} Program Verify in Progress$
I <sub>CC5</sub>	V <sub>CC</sub> Erase Verify Current	1, 2		5.0	30	mA	$V_{PP} = V_{PPH}$ Erase Verify in Progress
I <sub>PPS</sub>	V <sub>PP</sub> Leakage Current	1			±10	μA	$V_{PP} \leq V_{CC}$
I <sub>PP1</sub>	V <sub>PP</sub> Read Current or	1		90	200	μA	$V_{PP} > V_{CC}$
	Standby Current				±10	μA	$V_{PP} \leq V_{CC}$

Symbol	Parameter	Notes	Limits			Unit	Test Conditions	
oymbol	T arameter	Notes	Min	Typical	Max	onn	rest conditions	
I <sub>PP2</sub>	V <sub>PP</sub> Programming Current	1, 2		8.0	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Programming in Progress	
I <sub>PP3</sub>	V <sub>PP</sub> Erase Current	1, 2		4.0	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erasure in Progress	
I <sub>PP4</sub>	V <sub>PP</sub> Program Verify Current	1, 2		2.0	5.0	mA	V <sub>PP</sub> = V <sub>PPH</sub> Program Verify in Progress	
I <sub>PP5</sub>	V <sub>PP</sub> Erase Verify Current	1, 2		2.0	5.0	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase Verify in Progress	
V <sub>IL</sub>	Input Low Voltage		-0.5		0.8	۷		
V <sub>IH</sub>	Input High Voltage		2.0		$V_{CC} + 0.5$	V		
V <sub>OL</sub>	Output Low Voltage				0.45	v	$I_{OL} = 2.1 \text{ mA}$ $V_{CC} = V_{CC} \text{ Min}$	
V <sub>OH1</sub>	Output High Voltage		2.4			V	$I_{OH} = -2.5 \text{ mA}$ $V_{CC} = V_{CC} \text{ Min}$	
V <sub>ID</sub>	A <sub>9</sub> Intelligent Identifer Voltage		11.50		13.00	V	$A_9 = V_{ID}$	
I <sub>ID</sub>	V <sub>CC</sub> ID Current	1		10	30	mΑ	$A_9 = V_{ID}$	
	V <sub>PP</sub> ID CURRENT			90	500	μΑ		
V <sub>PPL</sub>	VPP during Read-Only Operations		0.00		6.5	V	<b>NOTE:</b> Erase/Program are Inhibited when $V_{PP} = V_{PPL}$	
V <sub>PPH</sub>	V <sub>PP</sub> during Read/Write Operations		11.40		12.60	۷		
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage		2.5			V		

#### DC CHARACTERISTICS—TTL/NMOS COMPATIBLE (Continued)

#### DC CHARACTERISTICS—CMOS COMPATIBLE

Symbol	Parameter	Notes		Limits		Unit	Test Conditions
Cymbol	rarameter	Notes	Min	Typical	Max	Onne	
ILI	Input Leakage Current	1			±1.0	μΑ	
ILO	Output Leakage Current	1			±10	μΑ	
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	1			300	μΑ	$\begin{array}{l} V_{CC} = V_{CC} \mbox{ Max} \\ CE \# = V_{CC} \ \pm 0.2V \end{array}$
I <sub>CC1</sub>	$V_{CC}$ Active Read Current	1		10	30	mA	
I <sub>CC2</sub>	V <sub>CC</sub> Programming Current	1, 2		1.0	30	mA	Programming in Progress
I <sub>CC3</sub>	V <sub>CC</sub> Erase Current	1, 2		5.0	30	mA	Erasure in Progress
I <sub>PPS</sub>	V <sub>PP</sub> Leakage Current	1			±10	μΑ	$V_{PP} \leq V_{CC}$
I <sub>PP1</sub>	V <sub>PP</sub> Read Current or	1		90	200	μΑ	$V_{PP} > V_{CC}$
	Standby Current				±10		$V_{PP} \leq V_{CC}$

#### DC CHARACTERISTICS—CMOS COMPATIBLE (Continued)

Sumhal Devemator				Limit	s		
Symbol	Parameter	Notes	Min	Typical	Max	Unit	Test Conditions
I <sub>PP2</sub>	V <sub>PP</sub> Programming Current	1, 2		8.0	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Programming in Progress
I <sub>PP3</sub>	V <sub>PP</sub> Erase Current	1, 2		4.0	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erasure in Progress
I <sub>PP4</sub>	V <sub>PP</sub> Program Verify Current	1, 2		2.0	5.0	mA	V <sub>PP</sub> = V <sub>PPH</sub> Program Verify in Progress
I <sub>PP5</sub>	V <sub>PP</sub> Erase Verify Current	1, 2		5.0	5.0	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase Verify in Progress
V <sub>IL</sub>	Input Low Voltage	-0.5			0.8	V	
V <sub>IH</sub>	Input High Voltage	0.7 V <sub>CC</sub>			V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage				0.45	V	$I_{OL} = 2.1 \text{ mA}$ $V_{CC} = V_{CC} \text{ Min}$
V <sub>OH1</sub>	Output High Voltage	0.85 V <sub>CC</sub>				v	$I_{OH} = -2.5 \text{ mA},$ $V_{CC} = V_{CC} \text{ Min}$
V <sub>OH2</sub>		V <sub>CC</sub> - 0.4					$I_{OH} = -100 \ \mu\text{A},$ $V_{CC} = V_{CC} \ \text{Min}$
$V_{\text{ID}}$	A <sub>9</sub> Intelligent Identifier Voltage		11.50		13.00	V	
I <sub>ID</sub>	V <sub>CC</sub> ID Current	1		10	30	mA	$A_9 = ID$
I <sub>ID</sub>	V <sub>PP</sub> ID Current	1		90	500	μA	$A_9 = ID$
V <sub>PPL</sub>	V <sub>PP</sub> during Read- Only Operations	0.00			6.5	V	<b>NOTE:</b> Erase/Programs are Inhibited when $V_{PP} = V_{PPL}$
V <sub>PPH</sub>	V <sub>PP</sub> during Read/Write Operations	11.40			12.60	V	
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage	2.5				V	

#### $\textbf{CAPACITANCE(3)} \ T_{A} = 25^{\circ}\text{C}, f = 1.0 \ \text{MHz}$

Symbol	Parameter	Lin	nits	Unit	Conditions	
Cymbol	i alameter	Min	Max	onit	Conditions	
C <sub>IN</sub>	Address/Control Capacitance		8	pF	$V_{IN} = 0V$	
C <sub>OUT</sub>	Output Capacitance		12	pF	$V_{OUT} = 0V$	

#### NOTES:

1. All currents are in RMS unless otherwise noted. Typical values at  $V_{CC} = 5.0V$ ,  $V_{PP} = 12.0V$ ,  $T = 25^{\circ}C$ . 2. Not 100% tested: characterization data available. 3. Sampled, not 100% tested. 4. "Typicals" are not guaranteed, but are based on a limited number of samples from production lots.



#### AC TESTING INPUT/OUTPUT WAVEFORM



#### AC TESTING LOAD CIRCUIT



#### AC TEST CONDITIONS

Input Rise and Fall Times (10% to 90%) .....10 ns Input Pulse Levels .....0.45V and 2.4V Input Timing Reference Level .....0.8V and 2.0V Output Timing Reference Level .....0.8V and 2.0V

Versions	Versions		28F0 <sup>-</sup>	10-120	28F0	11	
Symbol	Characteristic	Notes	Min	Max	Min	Мах	Unit
t <sub>AVAV</sub> /t <sub>RC</sub>	Read Cycle Time	3	120		150		ns
t <sub>ELQV</sub> /t <sub>CE</sub>	Chip Enable Access Time			120		150	ns
t <sub>AVQV</sub> /t <sub>ACC</sub>	Address Access Time			120		150	ns
t <sub>GLQV</sub> /t <sub>OE</sub>	Output Enable Access Time			50		55	ns
t <sub>ELQX</sub> /t <sub>LZ</sub>	Chip Enable to Output in Low Z	3	0		0		ns
t <sub>EHQZ</sub>	Chip Disable to Output in High Z	3		55		55	ns
t <sub>GLQX</sub> /t <sub>OLZ</sub>	Output Enable to Output in Low Z	3	0		0		ns
t <sub>GHQZ</sub> /t <sub>DF</sub>	Output Disable to Output in High Z	4		30		35	ns
t <sub>OH</sub>	Output Hold from Address, CE#, or OE# Change	1, 3	0		0		ns
<sup>t</sup> WHGL	Write Recovery Time before Read		6		6		μs

#### AC CHARACTERISTICS—Read-Only Operations<sup>(2)</sup>

NOTES:

1. Whichever occurs first.

2. Rise/Fall Time  $\leq$  10 ns.

3. Not 100% tested: characterization data available. 4. Guaranteed by design.



Figure 6. AC Waveforms for Read Operations

### INtel

#### A28F010

Versions		Notes	28F0 <sup>-</sup>	10-120	28F01	10-150	Unit
Symbol Characteristic		Notes	Min	Max	Min	Max	Unit
t <sub>AVAV</sub> /t <sub>WC</sub>	Write Cycle Time		120		150		ns
t <sub>AVWL</sub> /t <sub>AS</sub>	Address Set-Up Time		0		0		ns
t <sub>WLAX</sub> /t <sub>AH</sub>	Address Hold Time	2	60		60		ns
t <sub>DVWH</sub> /t <sub>DS</sub>	Data Set-up Time		50		50		ns
t <sub>WHDX</sub> /t <sub>DH</sub>	Data Hold Time		10		10		ns
twhgl	Write Recovery Time before Read		6		6		μs
t <sub>GHWL</sub>	Read Recovery Time before Write		0		0		μs
t <sub>ELWL</sub> /t <sub>CS</sub>	Chip Enable Set-Up Time before Write	2	20		20		ns
t <sub>WHEH</sub> /t <sub>CH</sub>	Chip Enable Hold Time		0		0		ns
t <sub>WLWH</sub> /t <sub>WP</sub>	Write Pulse Width <sup>(2)</sup>	2	80		80		ns
t <sub>ELEH</sub>	Alternative Write <sup>(2)</sup> Pulse Width	2	80		80		ns
t <sub>WHWL</sub> /t <sub>WPH</sub>	Write Pulse Width High		20		20		ns
t <sub>WHWH1</sub>	Duration of Programming Operation	4	10		10		μs
t <sub>WHWH2</sub>	Duration of Erase Operation	4	9.5		9.5		ms
t <sub>VPEL</sub>	V <sub>PP</sub> Set-Up Time to Chip Enable Low		1.0		1.0		ms

#### AC CHARACTERISTICS—Write/Erase/Program Operations<sup>(1,3)</sup>

#### NOTES:

1. Read timing characteristics during read/write operations are the same as during read-only operations. Refer to AC Characteristics for Read-Only Operations.

2. Chip-Enable Controlled Writes: Write operations are driven by the valid combination of Chip-Enable and Write-Enable. In systems where Chip-Enable defines the write pulse width (within a longer Write-Enable timing waveform) all set-up, hold, and inactive Write-Enable times should be measured relative to the Chip-Enable waveform.

3. Rise/Fall time  $\leq$  10 ns.

4. The internal stop timer terminates the programming/erase operations, thereby eliminating the need for a maximum specification.

#### ERASE AND PROGRAMMING PERFORMANCE

Parameter	Notes	Limits			Unit	Comments	
T ulumotor		Min	Тур	Max			
Chip Erase Time	1, 3, 4, 6		1	60	Sec	Excludes 00H Programming Prior to Erasure	
Chip Program Time	1, 2, 4		2	12.5	Sec	Excludes System-Level Overhead	
Erase/Program Cycles	1, 5	1,000	100,000		Cycles		

#### NOTES:

1. "Typicals" are not guaranteed, but based on a limited number of samples taken from production lots. Data taken at

 $T = 25^{\circ}C, V_{PP} = 12.0V, V_{CC} = 5.0V.$ 

2. Minimum byte programming time excluding system overhead is 16  $\mu$ sec (10  $\mu$ sec program + 6  $\mu$ sec write recovery), while maximum is 400  $\mu$ sec/byte (16  $\mu$ sec x 25 loops allowed by algorithm). Max chip programming time is specified lower than the worst case allowed by the programming algorithm since most bytes program significantly faster than the worst case bvte.

3. Excludes 00H programming prior to erasure.

Excludes system-level overhead.
 Excludes system-level overhead.
 Refer to RR-60 "ETOX Flash Memory Reliability Data Summary" for typical cycling data and failure rate calculations.
 Maximum erase specification is determined by algorithmic limit and accounts for cumulative effect of erasure at

T =  $-40^{\circ}$ C, 1,000 cycles, V<sub>PP</sub> = 11.4V, V<sub>CC</sub> = 4.5V.

### intel





Figure 7. 28F010 Typical Programming Capability See Note 1, Page 18.

Figure 8. 28F010 Typical Program Time at 12V





Figure 9. 28F010 Typical Erase Capability See Note 1, Page 18.



Figure 10. 28F010 Typical Erase Time at 12V



Figure 11. AC Waveforms for Programming Operations

intel



Figure 12. AC Waveforms for Erase Operations

#### **Ordering Information**



Valid Combinations:	
AP28F010-120	AN28F010-120
AP28F010-150	AN28F010-150

ADDITIONAL INFORMATION	Order Number
ER-20, "ETOX™ II Flash Memory Technology"	294005
ER-24, "Intel Flash Memory"	294008
RR-60, "ETOX™ Flash Memory Reliability Data Summary"	293002
AP-316, "Using Flash Memory for In-System Reprogrammable Nonvolatile Storage"	292046
AP-325, "Guide to Flash Memory Reprogramming"	292059

#### **REVISION HISTORY**

Number	Description				
003	Changed Erase/Program Cycles to 1,000 minimum				
004	Added 120 ns Characteristics				