

ACTS125MS

Radiation Hardened Quad Buffer, Three-State

January 1996

Features

- Devices QML Qualified in Accordance with MIL-PRF-38535
- Detailed Electrical and Screening Requirements are Contained in SMD# 5962-96715 and Intersil' QM Plan
- 1.25 Micron Radiation Hardened SOS CMOS
- Single Event Upset (SEU) Immunity: <1 x 10⁻¹⁰ Errors/Bit/Day (Typ)

- Latch-Up Free Under Any Conditions
- Significant Power Reduction Compared to ALSTTL Logic
- DC Operating Voltage Range 4.5V to 5.5V
- Input Logic Levels
 - VIL = 0.8V Max
 - VIH = VCC/2 Min
- Input Current \leq 1µA at VOL, VOH
- Fast Propagation Delay..... 17ns (Max), 11ns (Typ)

Description

The Intersil ACTS125MS is a Radiation Hardened Quad Buffer with Three-State outputs. Each output has it's own enable input, which when "HIGH" puts the output in a high impedance state.

The ACTS125MS utilizes advanced CMOS/SOS technology to achieve high-speed operation. This device is a member of radiation hardened, high-speed, CMOS/SOS Logic Family.

The ACTS125MS is supplied in a 14 lead Ceramic flatpack (K suffix) or a Ceramic Dual-In-Line Package (D suffix).

Ordering Information

PART NUMBER	TEMPERATURE RANGE	SCREENING LEVEL	PACKAGE
5962F9671501VCC	-55°C to +125°C	MIL-PRF-38535 Class V	14 Lead SBDIP
5962F9671501VXC	-55°C to +125°C	MIL-PRF-38535 Class V	14 Lead Ceramic Flatpack
ACTS125D/Sample	25°C	Sample	14 Lead SBDIP
ACTS125K/Sample	25°C	Sample	14 Lead Ceramic Flatpack
ACTS125HMSR	25°C	Die	Die

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a trademark of Intersil Americas Inc. Copyright © Intersil Americas Inc. 2002. All Rights Reserved





Functional Diagram



Die Characteristics

DIE DIMENSIONS:

88 x 88 (mils) 2.24 x 2.24 (mm)

METALLIZATION:

Type: AlSi Metal 1 Thickness: 7.125kÅ \pm 1.125kÅ Metal 2 Thickness: 9kÅ \pm 1kÅ

GLASSIVATION:

Type: SiO₂ Thickness: 8kÅ \pm 1kÅ

WORST CASE CURRENT DENSITY:

 $<2.0 \text{ x} 10^5 \text{ A/cm}^2$

BOND PAD SIZE:

> 4.3 x 4.3 (mils) > 110 x 110 (μm)

Metallization Mask Layout



TRUTH TABLE

INP	OUTPUT	
An	OEn	Yn
L	L	L
н	L	н
х	н	Z

NOTE: L = Low, H = High, X = Don't Care, Z = High Impedance

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time withou notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may resul from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation 7585 Irvine Center Drive Suite 100 Irvine, CA 92618 TEL: (949) 341-7000 FAX: (949) 341-7123 Intersil Corporation 2401 Palm Bay Rd. Palm Bay, FL 32905 TEL: (321) 724-7000 FAX: (321) 724-7946 EUROPE Intersil Europe Sarl Ave. William Graisse, 3 1006 Lausanne Switzerland TEL: +41 21 6140560 FAX: +41 21 6140579 ASIA Intersil Corporation Unit 1804 18/F Guangdong Water Building 83 Austin Road TST, Kowloon Hong Kong TEL: +852 2723 6339 FAX: +852 2730 1433