

January 1996

ACTS244MS

Radiation Hardened Octal Non-Inverting Three-State Buffer

Features Pinouts • Devices QML Qualified in Accordance with MIL-PRF-38535 **20 PIN CERAMIC DUAL-IN-LINE** MIL-STD-1835 DESIGNATOR CDIP2-T20, · Detailed Electrical and Screening Requirements are Contained in LEAD FINISH C SMD# 5962-96718 and Intersil's QM Plan TOP VIEW 1.25 Micron Radiation Hardened SOS CMOS 20 VCC AE 1 19 BE Al1 2 • Single Event Upset (SEU) Immunity: <1 x 10⁻¹⁰ Errors/Bit/Day 3 18 AO1 BO4 17 BI4 4 (Typ) Al2 16 AO2 5 BO3 6 15 BI3 AI3 14 AO3 7 BO2 13 BI2 AI4 8 9 12 AO4 BO1 • Latch-Up Free Under Any Conditions 11 BI1 GND 10 Military Temperature Range-55°C to +125°C Significant Power Reduction Compared to ALSTTL Logic DC Operating Voltage Range 4.5V to 5.5V **20 PIN CERAMIC FLATPACK** Input Logic Levels MIL-STD-1835 DESIGNATOR CDFP4-F20, - VIL = 0.8V Max LEAD FINISH C TOP VIEW - VIH = VCC/2 Min Input Current ≤ 1µA at VOL, VOH AE I 1 20 22 Al1 2 19 -22 • Fast Propagation Delay......14.5ns (Max), 10ns (Typ) BO4 3 18 AO1

Description

The Intersil ACTS244MS is a Radiation Hardened Octal Non-Inverting Three-State Buffer having two active low enable inputs.

The ACTS244MS utilizes advanced CMOS/SOS technology to achieve high-speed operation. This device is a member of radiation hardened, high-speed, CMOS/SOS Logic Family.

The ACTS244MS is supplied in a 20 lead Ceramic Flatpack (K suffix) or a Dual-In-Line Ceramic Package (D suffix).



Ordering Information

PART NUMBER	TEMPERATURE RANGE	SCREENING LEVEL	PACKAGE
5962F9671801VRC	-55°C to +125°C	MIL-PRF-38535 Class V	20 Lead SBDIP
5962F9671801VXC	-55°C to +125°C	MIL-PRF-38535 Class V	20 Lead Ceramic Flatpack
ACTS244D/Sample	25°C	Sample	20 Lead SBDIP
ACTS244K/Sample	25°C	Sample	20 Lead Ceramic Flatpack
ACTS244HMSR	25°C	Die	Die

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999

1

Functional Diagram



TRUTH TABLE

INP	OUTPUT	
AE, BE	Aln, Bln	AOn, BOn
L	L	L
L	Н	н
Н	Х	Z

NOTE: H = High Voltage Level, L = Low Voltage Level, X = Immaterial, Z = High Impedance

Die Characteristics

DIE DIMENSIONS:

100 x 100 (mils) 2.54 x 2.54 (mm)

METALLIZATION:

Type: AlSi Metal 1 Thickness: 7.125kÅ ±1.125kÅ Metal 2 Thickness: 9kÅ ±1kÅ

GLASSIVATION:

Type: SiO₂ Thickness: 8kÅ ±1kÅ

WORST CASE CURRENT DENSITY:

< 2.0 x 10⁵A/cm²

BOND PAD SIZE:

110 x 110 (μm) 4.4 x 4.4 (mils)

Metallization Mask Layout



All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com