ACTS374MS

Radiation Hardened Octal D Flip-Flop, Three-State

April 1995

Features

- 1.25 Micron Radiation Hardened SOS CMOS
- Total Dose 300K RAD (Si)
- Single Event Upset (SEU) Immunity
 x 10⁻¹⁰ Errors/Bit-Day (Typ)
- SEU LET Threshold >80 MEV-cm²/mg
- Dose Rate Upset >10¹¹ RAD (Si)/s, 20ns Pulse
- Latch-Up Free Under Any Conditions
- Military Temperature Range: -55°C to +125°C
- Significant Power Reduction Compared to ALSTTL Logic
- DC Operating Voltage Range: 4.5V to 5.5V
- Input Logic Levels
 - VIL = 0.8V Max
 - VIH = VCC/2V Min
- Input Current ≤1μA at VOL, VOH


Description

The Intersil ATCS374MS is a radiation hardened octal D-type flip-flop with three-state outputs. The eight edge-triggered flip-flops enter data into their registers on the low to high transition of clock (CP). The Output Enable (OEN) controls the three-state outputs and is independent of the register operation. When OEN is high, the outputs will be in the high impedance state.


The ACTS374MS utilizes advanced CMOS/SOS technology to achieve high-speed operation. This device is a member of the radiation hardened, high-speed, CMOS/SOS Logic Family.

Pinouts

20 LEAD CERAMIC DUAL-IN-LINE
MIL-STD-1835 DESIGNATOR CDIP2-T20, LEAD FINISH C
TOP VIEW



20 LEAD CERAMIC FLATPACK
MIL-STD-1835 DESIGNATOR CDFP4-F20, LEAD FINISH C
TOP VIEW



Ordering Information

PART NUMBER	TEMPERATURE RANGE	SCREENING LEVEL	PACKAGE
ACTS374DMSR	-55°C to +125°C	Intersil Class S Equivalent	20 Lead SBDIP
ACTS374KMSR	-55°C to +125°C	Intersil Class S Equivalent	20 Lead Ceramic Flatpack
ACTS374D/Sample	+25°C	Sample	20 Lead SBDIP
ACTS374K/Sample	+25°C	Sample	20 Lead Ceramic Flatpack
ACTS374HMSR	+25°C	Die	Die

Truth Table

	OUTPUTS		
ŌĒ	СР	Dn	Qn
L		Н	Н
L		L	L
L	Х	Х	Q0
Н	Х	Х	Z

H = High Level


= Transition from Low to High Level

L = Low Level X = Immaterial

Q0 = the level of Q before the indicated input conditions were established

Z = High Impedance

Functional Diagram



Reliability Information Absolute Maximum Ratings θ_{JA} θ_{JC} Supply Voltage (VCC).....-0.5V to +6.0V Thermal Impedance Input Voltage Range.....-0.5V to VCC +0.5V 72°C/W 24°C/W DC Input Current, Any One Input±10mA 107°C/W 28°C/W Flatpack..... DC Drain Current, Any One Output.....±50mA Maximum Package Power Dissipation at +125°C Storage Temperature Range (TSTG) -65°C to +150°C Lead Temperature (Soldering 10s).....+265°C Junction Temperature (TJ) +175°C Maximum Device Power Dissipation.....(TBD)W (All Voltages Reference to VSS)

CAUTION: As with all semiconductors, stress listed under "Absolute Maximum Ratings" may be applied to devices (one at a time) without resulting in permanent damage. This is a stress rating only. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The conditions listed under "Electrical Performance Characteristics" are the only conditions recommended for satisfactory device operation.

Operating Conditions

Supply Voltage	Input High Voltage (VIH) VCC to VCC/2V
Input Rise and Fall Times at 4.5V VCC (TR, TF) 10ns/V Max	Input Low Voltage (VIL)
Operating Temperature Range (T _A)55°C to +125°C	

TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS

		(NOTE 4)	GROUP		LIMITS		
PARAMETER	SYMBOL	(NOTE 1) CONDITIONS	A SUB- GROUPS	TEMPERATURE	MIN	MAX	UNITS
Supply Current	ICC	VCC = 5.5V,	1	+25°C	-	20	μΑ
		VIN = VCC or GND	2, 3	+125°C, -55°C	-	400	μА
Output Current	IOH	VCC = VIH = 4.5V,	1	+25°C	-12	-	mA
(Source)		VOUT = VCC -0.4V, VIL = 0V, (Note 2)	2, 3	+125°C, -55°C	-8	-	mA
Output Current	IOL	VCC = VIH = 4.5V,	1	+25°C	12	-	mA
(Sink)		VOUT = 0.4V, VIL = 0V, (Note 2)	2, 3	+125°C, -55°C	8	-	mA
Output Voltage High VOH	VCC = 5.5V, VIH = 2.75V VIL = 0.8V, IOH = -50μA	1, 2, 3	+25°C, +125°C, -55°C	VCC -0.1	-	V	
		VCC = 4.5V, VIH = 2.25V, VIL = 0.8V, IOH = -50μA	1, 2, 3	+25°C, +125°C, -55°C	VCC -0.1	-	V
Output Voltage Low VOL		VCC = 5.5V, VIH = 2.75V VIL = 0.8V, IOH = 50μA	1, 2, 3	+25°C, +125°C, -55°C	-	0.1	V
		VCC = 4.5V, VIH = 2.25V, VIL = 0.8V, IOH = 50μA	1, 2, 3	+25°C, +125°C, -55°C	-	0.1	V
Input Leakage	IIN	VCC = 5.5V,	1	+25°C	-	±0.5	μΑ
Current		VIN = VCC or GND	2, 3	+125°C, -55°C	-	±1.0	μА
Three-State Output	IOZ	VCC = 5.5V,	1	+25°C	-	±1	μΑ
Leakage Current		Force Voltage = 0V or VCC	2, 3	+125°C, -55°C	-	±35	μΑ
Noise Immunity Functional Test	FN	VCC = 4.5V, VIH = 2.25V, VIL = 0.8V, (Note 3)	7, 8A, 8B	+25°C, +125°C, -55°C	-	-	V

NOTE:

- 1. All voltages referenced to device GND.
- 2. Force/measure functions may be interchanged.
- 3. For functional tests, VO \geq 4.0V is recognized as a logic "1", and VO \leq 0.5V is recognized as a logic "0".

TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS

		(NOTEO 4.0)	GROUP		LIM	IITS	
PARAMETER	SYMBOL	(NOTES 1, 2) CONDITIONS	A SUB- GROUPS	TEMPERATURE	MIN	MAX	UNITS
Propagation Delay	TPHL1	VCC = 4.5V, VIH = 3.0V,	9	+25°C	2	19	ns
		VIL = 0V	10, 11	+125°C, -55°C	2	22	ns
	TPLH1	VCC = 4.5V, VIH = 3.0V,	9	+25°C	2	18	ns
		VIL = 0V	10, 11	+125°C, -55°C	2	21	ns
	TPZL1	VCC = 4.5V, VIH = 3.0V, VIL = 0V	9	+25°C	2	18	ns
			10, 11	+125°C, -55°C	2	21	ns
	TPZH1	ZH1 VCC = 4.5V, VIH = 3.0V, VIL = 0V	9	+25°C	2	17	ns
			10, 11	+125°C, -55°C	2	19	ns
	TPLZ1	VCC = 4.5V, VIH = 3.0V,	9	+25°C	2	16	ns
		VIL = 0V	10, 11	+125°C, -55°C	2	18	ns
	TPHZ1	VCC = 4.5V, VIH = 3.0V,	9	+25°C	2	16	ns
		VIL = 0V	10, 11	+125°C, -55°C	2	19	ns

NOTES:

- 1. All voltages referenced to device GND.
- 2. AC measurements assume RL = 500Ω , CL = 50pF, Input TR = TF = 3ns.

TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS

					LIMITS			
PARAMETER	SYMBOL	CONDITIONS	NOTE	TEMP	MIN	TYP	MAX	UNITS
Capacitance Power	CPD	VCC = 5.0V, VIH = 5.0V,	1	+25°C	-	18	-	pF
Dissipation		VIL = 0V, f = 1MHz		+125°C	-	24	-	pF
Input Capacitance	CIN	VCC = 5.0V, VIH = 5.0V,	1	+25°C	-	-	10	pF
		VIL = 0V, f = 1MHz		+125°C	-	-	10	pF
Output Capacitance	COUT	VCC = 5.0V, VIH = 5.0V,	1	+25°C	-	-	20	pF
		VIL = 0V, f = 1MHz		+125°C	-	-	20	pF
Pulse Width Time	TW	VCC = 4.5V, VIH = 4.5V,	1	+25°C	5.5	-	-	ns
		VIL = 0V		+125°C	6	-	-	ns
Setup Time	TSU	1	1	+25°C	3.5	-	-	ns
		VIL = 0V		+125°C	4	-	-	ns
Hold Time	TH	VCC = 4.5V, VIH = 4.5V,	1	+25°C	3.5	-	-	ns
		VIL = 0V		+125°C	4	-	-	ns
Maximum Frequency	FMAX	VCC = 4.5V, VIH = 4.5V,	1	+25°C	0	-	75	MHz
CP		VIL = 0V		+125°C	0	-	75	MHz

NOTE:

^{1.} The parameters listed in Table 3 are controlled via design or process parameters. Min and Max Limits are guaranteed but not directly tested. These parameters are characterized upon initial design release and upon design changes which affect these characteristics.

TABLE 4. POST IRRADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS

		(NOTE 1)		RAD LIMITS			
PARAMETER	SYMBOL	CONDITIONS	TEMP	MIN	MAX	UNITS	
Supply Current	ICC	VCC = 5.5V, VIN = VCC or GND	+25°C	-	400	μΑ	
Delta ICC	DICC	VCC = 5.5V, VIN = VCC or GND, 1 Input = 3.4V	+25°C	-	1.6	mA	
Output Current (Source)	IOH	VCC = VIH = 4.5V, VOUT = VCC -0.4V, VIL = 0	+25°C	-8	-	mA	
Output Current (Sink)	IOL	VCC = VIH = 4.5V, VOUT = 0.4V, VIL = 0	+25°C	8	-	mA	
Output Voltage High	VOH	VCC = 5.5V, VIH = 2.75V, VIL = 0.8V, IOH = -50μA	+25°C	VCC -0.1	-	V	
		VCC = 4.5V, VIH = 2.25V, VIL = 0.8V, IOH = -50μA	+25°C	VCC -0.1	-	V	
Output Voltage Low	VOL	VCC = 5.5V, VIH = 2.75V, VIL = 0.8V, IOH = 50μA	+25°C	-	0.1	V	
		VCC = 4.5V, VIH = 2.25V, VIL = 0.8V, IOH = 50μA	+25°C	-	0.1	V	
Input Leakage Current	IIN	VCC = 5.5V, VIN = VCC or GND	+25°C	-	±1	μΑ	
Three-State Output Leakage Current	IOZ	VCC = 5.5V, Force Voltage = 0V or VCC	+25°C	-	±35	μА	
Noise Immunity Functional Test	FN	VCC = 4.5V, VIH = 2.25V, VIL = 0.8V, (Note 2)	+25°C	-	-	V	
Propagation Delay	TPHL1	VCC = 4.5V, VIH = 3.0V, VIL = 0V	+25°C	2	22	ns	
	TPLH1	VCC = 4.5V, VIH = 3.0V, VIL = 0V	+25°C	2	21	ns	
	TPZL1	VCC = 4.5V, VIH = 3.0V, VIL = 0V	+25°C	2	21	ns	
	TPZH1	VCC = 4.5V, VIH = 3.0V, VIL = 0V	+25°C	2	19	ns	
	TPLZ1	VCC = 4.5V, VIH = 3.0V, VIL = 0V	+25°C	2	18	ns	
	TPHZ1	VCC = 4.5V, VIH = 3.0V, VIL = 0V	+25°C	2	19	ns	

NOTES:

- 1. All voltages referenced to device GND.
- 2. For functional tests, VO ≥4.0V is recognized as a logic "1", and VO ≤0.5V is recognized as a logic "0".

TABLE 5. DELTA PARAMETERS (+25°C)

PARAMETER	SYMBOL	(NOTE 1) DELTA LIMIT	UNITS
Supply Current	ICC	±4.0	μΑ
Three-State Leakage Current	IOZ	±200	nA
Output Current	IOL/IOH	±15	%

NOTE:

1. All delta calculations are referenced to 0 hour readings or pre-life readings.

TABLE 6. APPLICABLE SUBGROUPS

CONFORMANCE GROUPS		METHOD	GROUP A SUBGROUPS	READ AND RECORD
Initial Test (Preburn-In)		100%/5004	1, 7, 9	ICC, IOL/H, IOZL/H
Interim Test 1 (Postbur	n-In)	100%/5004	1, 7, 9	ICC, IOL/H, IOZL/H
Interim Test 2 (Postbur	n-ln)	100%/5004	1, 7, 9	ICC, IOL/H, IOZL/H
PDA		100%/5004	1, 7, 9, Deltas	
Interim Test 3 (Postburn-In)		100%/5004	1, 7, 9	ICC, IOL/H, IOZL/H
PDA		100%/5004	1, 7, 9, Deltas	
Final Test		100%/5004	2, 3, 8A, 8B, 10, 11	
Group A (Note 1)		Sample/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11	
Group B Subgroup B-5		Sample/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11, Deltas	Subgroups 1, 2, 3, 9, 10, 11
	Subgroup B-6	Sample/5005	1, 7, 9	
Group D		Sample/5005	1, 7, 9	

NOTE:

1. Alternate Group A testing may be exercised in accordance with MIL-STD-883, Method 5005.

TABLE 7. TOTAL DOSE IRRADIATION

		TEST		READ AND	RECORD
CONFORMANCE GROUP	METHOD	PRE RAD	POST RAD	PRE RAD	POST RAD
Group E Subgroup 2	5005	1, 7, 9	Table 4	1, 9	Table 4 (Note 1)

NOTE:

1. Except FN test which will be performed 100% Go/No-Go.

TABLE 8. BURN-IN TEST CONNECTIONS (+125°C < TA < 139°C)

				OSCIL	LATOR			
OPEN	GROUND	1/2 VCC = 3V ±0.5V	VCC = 6V ±0.5V	50kHz	25kHz			
STATIC BURN-IN 1 (Note 1)								
-	1, 3, 4, 7, 8, 10, 11, 13, 14, 17, 18	2, 5, 6, 9, 12, 15, 16, 19	20	-	-			
STATIC BURN-IN 2 (Note 1)					-			
-	10	2, 5, 6, 9, 12, 15, 16, 19	1, 3, 4, 7, 8, 11, 13, 14, 17, 18, 20	-	-			
DYNAMIC BURN-IN (Note 1)								
-	1, 10	2, 5, 6, 9, 12, 15, 16, 19	20	11	3, 4, 7, 8, 13, 14, 17, 18			

NOTE:

1. Each pin except VCC and GND will have a series resistor of $500\Omega\,\pm5\%$ for static burn-in.

TABLE 9. IRRADIATION TEST CONNECTIONS (TA = $+25^{\circ}$ C, $\pm 5^{\circ}$ C)

FUNCTION	OPEN	GROUND	VCC = 5V ±0.5V
Irradiation Circuit (Note 1)	2, 5, 6, 9, 12, 15, 16, 19	10	1, 3, 4, 7, 8, 11, 13, 14, 17, 18, 20

NOTE:

1. Each pin except VCC and GND will have a series resistor of 47kΩ ±5%. Group E, Subgroup 2, sample size is 4 dice/wafer, 0 failures.

Intersil - Space Products MS Screening

Wafer Lot Acceptance (All Lots) Method 5007 (Includes SEM)

Radiation Verification (Each Wafer) Method 1019.

4 Samples/Wafer, 0 Rejects

100% Nondestructive Bond Pull Method 2023

100% Internal Visual Inspection Method 2010

100% Temperature Cycling Method 1010 Condition C

 $(-65^{\circ} \text{ to } +150^{\circ}\text{C})$

100% Constant Acceleration

100% PIND Testing

100% External Visual Inspection

100% Serialization

100% Initial Electrical Test

100% Static Burn-In 1 Method 1015, 24 Hours at +125°C Min

100% Interim Electrical Test 1 (Note 1)

100% Static Burn-In 2 Method 1015, 24 Hours at +125°C Min

100% Interim Electrical Test 2 (Note 1)

100% Dynamic Burn-In Method 1015, 240 Hours at +125°C

or 180 Hours at +135°C

100% Interim Electrical Test 3 (Note 1)

100% Final Electrical Test

100% Fine and Gross Seal Method 1014

100% Radiographics Method 2012 (2 Views)

100% External Visual Method 2009

Group A (All Tests) Method 5005 (Class S)

Group B (Optional) Method 5005 (Class S) (Note 2)

Group D (Optional) Method 5005 (Class S) (Note 2)

CSI and/or GSI (Optional) (Note 2)

Data Package Generation (Note 3)

NOTES:

1. Failures from interim electrical tests 1 and 2 are combined for determining PDA (PDA = 5% for subgroups 1, 7, 9 and delta failures combined, PDA = 3% for subgroup 7 failures). Interim electrical tests 3 PDA (PDA = 5% for subgroups 1, 7, 9 and delta failures combined, PDA = 3% for subgroup 7 failures).

- 2. These steps are optional, and should be listed on the purchase order if required.
- 3. Data Package Contents:

Cover Sheet (P.O. Number, Customer Number, Lot Date Code, Intersil Number, Lot Number, Quantity).

Certificate of Conformance (as found on shipper).

Lot Serial Number Sheet (Good Unit(s) Serial Number and Lot Number).

Variables Data (All Read, Record, and delta operations).

Group A Attributes Data Summary.


Wafer Lot Acceptance Report (Method 5007) to include reproductions of SEM photos. NOTE: SEM photos to include percent of step coverage.


X-Ray Report and Film, including penetrometer measurements.

GAMMA Radiation Report with initial shipment of devices from the same wafer lot; containing a Cover Page, Disposition, RAD Dose,

Lot Number, Test Package, Spec Number(s), Test Equipment, etc. Irradiation Read and Record data will be on file at Intersil.

Propagation Delay Timing Diagram and Load Circuit







AC VOLTAGE LEVELS

PARAMETER	ACS	UNITS	
VCC	4.50	V	
VIH	3.00	V	
VS	1.30	V	
VIL	0	V	
GND	0	V	

Pulse Width, Setup, Hold Timing Diagram Positive Edge Trigger and AC Load Circuit







PULSE WIDTH, SETUP, HOLD VOLTAGE LEVELS

PARAMETER	ACTS	UNITS
VCC	4.50	V
VIH	3.00	V
VS	1.30	V
VIL	0	V
GND	0	V

TH = HOLD TIME TSU = SETUP TIME TW = PULSE WIDTH

Three-State High Timing Diagram and Load Circuit







PULSE WIDTH, SETUP, HOLD VOLTAGE LEVELS

PARAMETER	ACTS	UNITS
VCC	4.50	V
VIH	3.00	V
VS	1.30	V
VT	1.30	V
VW	3.60	V
GND	0	V

Three-State Low Timing Diagram and Load Circuit





PULSE WIDTH, SETUP, HOLD VOLTAGE LEVELS

PARAMETER	ACTS	UNITS
VCC	4.50	V
VIH	3.00	V
VS	1.30	V
VT	1.30	V
VW	0.90	V
GND	0	V

ACTS374MS

Die Characteristics

DIE DIMENSIONS:

102 mils x 102 mils 2,600mm x 2,600mm

METALLIZATION:

Type: AlSiCu

Metal 1 Thickness: 6.75kÅ (Min), 8.25kÅ (Max) Metal 2 Thickness: 9kÅ (Min), 11kÅ (Max)

GLASSIVATION:

Type: SiO₂

Thickness: 8kÅ ±1kÅ

DIE ATTACH:

Material: Silver Glass or JM 7000 after 7/1/95

WORST CASE CURRENT DENSITY:


 $< 2.0 \times 10^5 \text{A/cm}^2$

BOND PAD SIZE:


> 4.3 mils x 4.3 mils $> 110\mu m$ x $110\mu m$

Metallization Mask Layout

ACTS374MS



Ceramic Dual-In-Line Metal Seal Packages (SBDIP)



NOTES:


- Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
- The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
- 3. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness.
- Corner leads (1, N, N/2, and N/2+1) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2.
- 5. Dimension Q shall be measured from the seating plane to the base plane.
- 6. Measure dimension S1 at all four corners.
- 7. Measure dimension S2 from the top of the ceramic body to the nearest metallization or lead.
- 8. N is the maximum number of terminal positions.
- 9. Braze fillets shall be concave.
- 10. Dimensioning and tolerancing per ANSI Y14.5M 1982.
- 11. Controlling dimension: INCH.

D20.3 MIL-STD-1835 CDIP2-T20 (D-8, CONFIGURATION C) 20 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE

	INCHES MILLIMETERS		ETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	-	0.200	-	5.08	-
b	0.014	0.026	0.36	0.66	2
b1	0.014	0.023	0.36	0.58	3
b2	0.045	0.065	1.14	1.65	-
b3	0.023	0.045	0.58	1.14	4
С	0.008	0.018	0.20	0.46	2
c1	0.008	0.015	0.20	0.38	3
D	-	1.060	-	26.92	-
Е	0.220	0.310	5.59	7.87	-
е	0.100 BSC		2.54 BSC		-
eA	0.300 BSC		7.62 BSC		-
eA/2	0.150 BSC		3.81 BSC		-
L	0.125	0.200	3.18	5.08	-
Q	0.015	0.070	0.38	1.78	5
S1	0.005	-	0.13	-	6
S2	0.005	-	0.13	-	7
α	90°	105°	90°	105°	-
aaa	-	0.015	-	0.38	-
bbb	-	0.030	-	0.76	-
ccc	-	0.010	-	0.25	-
М	-	0.0015	-	0.038	2
N	2	0	2	0	8

Rev. 0 4/94

Ceramic Metal Seal Flatpack Packages (Flatpack)



K20.A MIL-STD-1835 CDFP4-F20 (F-9A, CONFIGURATION B) 20 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE

	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.045	0.115	1.14	2.92	-
b	0.015	0.022	0.38	0.56	-
b1	0.015	0.019	0.38	0.48	-
С	0.004	0.009	0.10	0.23	-
с1	0.004	0.006	0.10	0.15	-
D	-	0.540	-	13.72	3
E	0.245	0.300	6.22	7.62	-
E1	-	0.330	-	8.38	3
E2	0.130	-	3.30	-	-
E3	0.030	-	0.76	-	7
е	0.050 BSC		1.27 BSC		-
k	0.008	0.015	0.20	0.38	2
L	0.250	0.370	6.35	9.40	-
Q	0.026	0.045	0.66	1.14	8
S1	0.00	-	0.00	-	6
М	-	0.0015	-	0.04	-
N	2	0	2	0	-

Rev. 0 5/18/94

NOTES:

- Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark. Alternately, a tab (dimension k) may be used to identify pin one.
- 2. If a pin one identification mark is used in addition to a tab, the limits of dimension k do not apply.
- 3. This dimension allows for off-center lid, meniscus, and glass overrun.
- 4. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
- 5. N is the maximum number of terminal positions.
- 6. Measure dimension S1 at all four corners.
- For bottom-brazed lead packages, no organic or polymeric materials shall be molded to the bottom of the package to cover the leads
- Dimension Q shall be measured at the point of exit (beyond the meniscus) of the lead from the body. Dimension Q minimum shall be reduced by 0.0015 inch (0.038mm) maximum when solder dip lead finish is applied.
- 9. Dimensioning and tolerancing per ANSI Y14.5M 1982.
- 10. Controlling dimension: INCH.

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902

TEL: (321) 724-7000 FAX: (321) 724-7240

EUROPE

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

ASIA

Intersil (Taiwan) Ltd.
Taiwan Limited
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 2 2716 9310

TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029