

Dual Channel, 12-Bit 105 MSPS IF Sampling A/D Converter with Analog Input Signal Conditioning

AD10200

FEATURES

Dual, 105 MSPS Minimum Sample Rate
Channel-Channel Isolation, >80 dB
AC-Coupled Signal Conditioning Included
Gain Flatness up to Nyquist: < 0.2 dB
Input VSWR 1.1:1 to Nyquist
80 dB Spurious-Free Dynamic Range
Two's Complement Output Format
3.3 V or 5 V CMOS-Compatible Output Levels
0.850 W per Channel
Industrial and Military Grade

APPLICATIONS

Radar IF Receivers
Phased Array Receivers
Communications Receivers
Secure Communications
GPS Antijamming Receivers
Multichannel, Multimode Receivers

PRODUCT DESCRIPTION

The AD10200 is a full channel ADC solution with on-module signal conditioning for improved dynamic performance and fully matched channel-to-channel performance. The module


includes two wide-dynamic range ADCs. Each ADC has a transformer coupled front-end optimized for Direct-IF sampling. The AD10200 has on-chip track-and-hold circuitry, and utilizes an innovative architecture to achieve 12-bit, 105 MSPS performance. The AD10200 uses innovative high-density circuit design to achieve exceptional matching and performance while still maintaining excellent isolation, and providing for significant board area savings.

The AD10200 operates with 5.0 V supply for the analog-to-digital conversion. Each channel is completely independent allowing operation with independent encode and analog inputs. The AD10200 is packaged in a 68-lead ceramic chip carrier package. Manufacturing is done on Analog Devices, Inc. MIL-38534 Qualified Manufacturers Line (QML) and components are available up to Class-H (–55°C to +125°C).

PRODUCT HIGHLIGHTS

- 1. Guaranteed sample rate of 105 MSPS.
- 2. Input signal conditioning with full power bandwidth to 250 MHz.
- 3. Fully tested/characterized performance at 121 MHz A_{IN}.
- 4. Optimized for IF sampling.

FUNCTIONAL BLOCK DIAGRAM



REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

$\textbf{AD10200-SPECIFICATIONS}^{1} \ \, (\textit{V}_{\texttt{DD}} = 3.3 \, \textit{V}, \, \textit{V}_{\texttt{CC}} = 5.0 \, \textit{V}; \, \texttt{ENCODE} = 105 \, \texttt{MSPS}, \, \texttt{unless otherwise noted})$

AD 10200 SI EUII IC	<i>/</i> ///////////////////////////////////	(100 – 0.0	v, v _{CC} = 3.0 v; EN	10001 - 100		other wise no	tou
Parameter	Temp	Test Level	MIL Subgroup	Min	Тур	Max	Unit
RESOLUTION					12		Bits
DC ACCURACY Differential Nonlinearity Integral Nonlinearity No Missing Codes Gain Error ² Output Offset	Full Full Full Full Full	IV IV I I I	12 12 1, 2, 3 1, 2, 3 1, 2, 3	-0.99 -3 -9 -12	± 0.5 ± 0.75 Guaranteed ± 1	+0.99 +3 +9 +12	LSB LSB % FS LSB
ANALOG INPUT Input Voltage Range Input Impedance Input VSWR ³ Analog Input Bandwidth, High Analog Input Bandwidth, Low	25°C 25°C Full Full Full	V V IV IV	12 12 12	200 1	2.048 50 1.1:1 250	1.25:1	V p-p Ω Ratio MHz MHz
ANALOG REFERENCE Output Voltage Load Current Tempco	Full 25°C Full	I V V	1, 2, 3	2.4	2.5 5 50	2.6	V mA ppm/°C
SWITCHING PERFORMANCE Maximum Conversion Rate Minimum Conversion Rate Duty Cycle Aperture Delay (t_A) Aperture Uncertainty (Jitter) Output Valid Time $(t_V)^4$ Output Propagation Delay $(p_D)^4$ Output Rise Time (t_R) Output Fall Time (t_F)	Full Full 25°C 25°C Full Full 25°C 25°C	I IV V V IV IV V	4, 5, 6 12 12 12 12 12 12 12	105 45 3.0 4.5	50 1.0 0.25 5.3 5.5 3.5 3.3	10 55 8.0	MSPS MSPS % ns ps rms ns ns ns
DIGITAL INPUTS Encode Input Common Mode Differential Input (Enc, Enc) Logic "1" Voltage Logic "0" Voltage Input Resistance Input Capacitance	Full Full Full Full Full 25°C	IV IV IV IV V	12 12 12 12 12 12	1.2 0.4 2.0	1.6 5 4.5	2.0 5.0 0.8 8	V V V V kΩ pF
DIGITAL OUTPUTS Logic "1" Voltage ⁴ Logic "0" Voltage ⁴ Output Coding	Full Full	VI VI	1, 2, 3 1, 2, 3	3.1 Two	3.3 0 o's Complem	0.2 ent	V V
POWER SUPPLY ⁵ Power Dissipation ⁶ Power Supply Rejection Ratio I (DV _{DD}) Current I (AV _{CC}) Current	Full Full Full Full	I IV I I	1, 2, 3 12 1, 2, 3 1, 2, 3		1800 ±0.5 25 340	2200 ±5 40 410	mW mV/V mA mA
DYNAMIC PERFORMANCE Signal-to-Noise Ratio (SNR) ⁷ (Without Harmonics) $f_{IN} = 10 \text{ MHz}$ $f_{IN} = 41 \text{ MHz}$ $f_{IN} = 71 \text{ MHz}$ $f_{IN} = 121 \text{ MHz}$	25°C Full 25°C Full 25°C Full 25°C Full	V V I II II II II	4 5, 6 4 5, 6 4 5, 6	64 62 62.5 61.5 61	67 66 66.5 65 66.4 64 65		dBFS dBFS dBFS dBFS dBFS dBFS dBFS

-2- REV. A

Parameter	Temp	Test Level	MIL Subgroup	Min	Тур	Max	Unit
DYNAMIC PERFORMANCE	Temp	Level	Subgroup	ANIII	Тур	Max	Cint
(Continued) Signal-to-Noise Ratio (SINAD) ⁸							
(With Harmonics)							
$f_{IN} = 10 \text{ MHz}$	25°C	V			66		dBFS
I _{IN} – 10 MHZ	Full	V			63		dBFS
$f_{IN} = 41 \text{ MHz}$	25°C	I	4	63	65.5		dBFS
$I_{IN} - 41$ WHIZ	Full	II	5, 6	60.5	63		dBFS
$f_{IN} = 71 \text{ MHz}$	25°C	I	4	61	63.5		dBFS
IIN / I IVIII	Full	II	5, 6	57	60		dBFS
$f_{IN} = 121 \text{ MHz}$	25°C	Ī	4	56	58.5		dBFS
	Full	II	5, 6	53	55		dBFS
Spurious Free Dynamic Range ⁹	1 4		, , ,		33		
$f_{IN} = 10 \text{ MHz}$	25°C	V			81		dBFS
-IIV	Full	V			70		dBFS
$f_{IN} = 41 \text{ MHz}$	25°C	I	4	73	81		dBFS
114	Full	II	5, 6	67.5			dBFS
$f_{IN} = 71 \text{ MHz}$	25°C	I	4	67	74		dBFS
11	Full	II	5, 6	60			dBFS
$f_{IN} = 121 \text{ MHz}$	25°C	I	4	61	65		dBFS
	Full	II	5, 6	55.5	58		dBFS
Two-Tone Intermodulation			-				
Distortion ¹⁰ (IMD)							
$f_{IN} = 10 \text{ MHz}; f_{IN} = 12 \text{ MHz}$	25°C	V			86		dBc
	Full	V			81		dBc
$f_{IN} = 71 \text{ MHz}; f_{IN} = 72 \text{ MHz}$	25°C	V			70		dBc
	Full	V			65		dBc
f_{IN} = 121 MHz; f_{IN} = 122 MHz	25°C	I	4	55.5	62		dBc
	Full	II	5, 6	53	57		dBc
Channel-to-Channel Isolation ¹¹							
$f_{IN} = 121 \text{ MHz}$	Full	IV	12	80	85		dB

NOTES

Specifications subject to change without notice.

REV. A -3-

¹All ac specifications tested by driving ENCODE and ENCODE differentially.

²Gain Error measured at 2.5 MHz.

³Input VSWR guaranteed 10 MHz to 200 MHz.

 $^{^4}t_V$ and t_{PD} are measured from the transition points of the ENCODE input to the 50%/50% levels of the digital outputs swing. The digital output load during test is not to exceed an ac load of 10 pF or a dc current of ± 40 mA.

 $^{^5}$ Supply voltages should remain stable within $\pm 5\%$ for normal operation.

⁶Power dissipation measured with encode at rated speed and 0 dBm analog input.

⁷Analog Input signal power at –1 dBFS; signal-to-noise ratio (SNR) is the ratio of signal level to total noise (first 5 harmonic removed). Encode = 105 MSPS. SNR is reported in dBFS, related back to converter full scale.

⁸Analog Input signal power at –1 dBFS; signal-to-noise and distortion (SINAD) is the ratio of signal level to total noise + harmonics. Encode = 105 MSPS. SINAD is reported in dBFS, related back to converter full scale.

⁹Analog Input signal equal –1 dBFS; SFDR is ratio of converter full scale to worst spur.

¹⁰Both input tones at -7 dBFS; two tone intermodulation distortion (IMD) rejection is the ratio of either tone to the worst third order intermod product. f1 = x MHz ± 100 kHz, f2 = x MHz ± 100 kHz.

 $^{^{11}}$ Channel-to-Channel isolation tested with A Channel/50 Ω terminated ($A_{\rm IN}A2$) grounded and a full-scale signal applied to B Channel ($A_{\rm IN}B2$).

ABSOLUTE MAXIMUM RATINGS^{1, 2}

V_{DD}
$V_{CC} \dots \dots 6 \ V$
Analog Inputs
Digital Inputs
Digital Output Current 20 mA
Operating Temperature55°C to +125°C
Storage Temperature65°C to +150°C
Maximum Junction Temperature175°C
Maximum Case Temperature150°C

NOTES

EXPLANATION OF TEST LEVELS

Test Level

- I. 100% production tested.
- II. 100% production tested at 25°C and sample tested at specific temperatures.
- III. Sample tested only.
- IV. Parameter is guaranteed by design and characterization testing.
- V. Parameter is a typical value only.
- VI. 100% production tested at 25°C; guaranteed by design and characterization testing for industrial temperature range.

Table I. Output Coding (VREF = 2.5 V) (Two's Complement)

Code	A _{IN} (V)	Digital Output
+2047	+1.024	0111 1111 1111
•	•	•
•	•	•
0	0	0000 0000 0000
-1	-0.00049	1111 1111 1111
•	•	•
•	•	•
-2048	-1.024	1000 0000 0000

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD10200BZ 5962-9961002HXA	-40°C to +85°C (Case) -40°C to +85°C (Case)	68-Lead Ceramic Leaded Chip Carrier 68-Lead Ceramic Leaded Chip Carrier	Z-68B Z-68B
5962-9961001HXA AD10200/PCB	-55°C to +125°C (Case)	68-Lead Ceramic Leaded Chip Carrier Evaluation Board with AD10200BZ	Z-68B

CAUTION_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD10200 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




-4- REV. A

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions outside of those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

²Typical thermal impedances for "Z" package:

 $[\]theta_{JC} = 2.22^{\circ}\text{C/W}; \, \theta_{JA} = 24.3^{\circ}\text{C/W}.$

PIN CONFIGURATION



PIN FUNCTION DESCRIPTIONS

Pin No.	Mnemonic	Function
1	SHIELD	Internal Ground Shield between Channels
2, 5, 9–11, 13, 16, 19, 35	AGNDA	A Channel Analog Ground. A and B grounds should be connected as close to the device as possible.
3	VREF_A_OUT	A Channel Internal Voltage Reference
6, 62	NC	No Connection
7	A _{IN} A2	Analog Input for A Side ADC
4, 8, 12, 15, 57, 58, 64, 67	DNC	Do Not Connect
14, 66	AV_{CC}	Analog Positive Supply Voltage (Nominally 5.0 V)
17	ENCODEA	Complement of Encode
18	ENCODEA	Data conversion initiated on the rising edge of ENCODE input.
20	DV_{CC}	Digital Positive Supply Voltage (Nominally 3.3 V)
21–25, 28–34	D11A-D7A,	Digital Outputs for ADC A. D0 (LSB)
	D6A-D0A	
26, 27	DGNDA	A Channel Digital Ground
36, 52, 55, 59–61, 65, 68	AGNDB	B Channel Analog Ground. A and B grounds should be connected as close to the device as possible.
37–42, 45–50	D11B-D6B,	Digital Outputs for ADC B. D0 (LSB)
	D5B-D0B	
43, 44	DGNDB	B Channel Digital Ground
51	DV_{CC}	Digital Positive Supply Voltage (Nominally 3.3 V)
53	ENCODEB	Data conversion initiated on rising edge of ENCODE input.
54	ENCODEB	Complement of Encode
56	VREF_B_OUT	B Channel Internal Voltage Reference
63	$A_{IN}B2$	Analog Input for B Side ADC

REV. A -5-

DEFINITION OF SPECIFICATIONS

Analog Bandwidth

The analog input frequency at which the spectral power of the fundamental frequency (as determined by the FFT analysis) is reduced by 3 dB.

Aperture Delay

The delay between the 50% point on the rising edge of the ENCODE command and the instant at which the analog input is sampled.

Aperture Uncertainty (Jitter)

The sample-to-sample variation in aperture delay.

Differential Nonlinearity

The deviation of any code from an ideal 1 LSB step.

Encode Pulsewidth/Duty Cycle

Pulsewidth high is the minimum amount of time that the ENCODE pulse should be left in Logic "1" state to achieve rated performance; pulsewidth low is the minimum time ENCODE pulse should be left in low state. At a given clock rate, these specs define an acceptable Encode duty cycle.

Harmonic Distortion

The ratio of the rms signal amplitude to the rms value of the worst harmonic component.

Integral Nonlinearity

The deviation of the transfer function from a reference line measured in fractions of 1 LSB using a "best straight line" determined by a least square curve fit.

Minimum Conversion Rate

The encode rate at which the SNR of the lowest analog signal frequency drops by no more that 3 dB below the guaranteed limit.

Maximum Conversion Rate

The encode rate at which parametric testing is performed.

Output Propagation Delay

The delay between the 50% point of the rising edge of ENCODE command and the time when all output data bits are within valid logic levels.

Overvoltage Recovery Time

The amount of time required for the converter to recover to 0.02% accuracy after an analog input signal of the specified percentage of full scale is reduced to midscale.

Power Supply Rejection Ratio

The ratio of a change in output offset voltage to a change in power supply voltage.

Signal-to-Noise-and-Distortion (SINAD)

The ratio of the rms signal amplitude (set a 1 dB below full scale) to the rms value of the sum of all other spectral components, excluding the first five harmonics and dc. [May be reported in dBc (i.e., degrades as signal levels is lowered) or in dBFS (always related back to converter full scale)].

Signal-to-Noise Ratio (without Harmonics)

The ratio of the rms signal amplitude (set a I dB below full scale) to the rms value of the sum of all other spectral components, excluding the first five harmonics and dc. [May be reported in dBc (i.e., degrades as signal levels is lowered) or in dBFS (always related back to converter full scale).]

Spurious-Free Dynamic Range

The ratio of the rms signal amplitude to the rms value of the peak spurious spectral component. The peak spurious component may or may not be a harmonic. [May be reported in dBc (i.e., degrades as signal levels is lowered) or in dBFS (always related back to converter full scale).]

Transient Response

The time required for the converter to achieve 0.02% accuracy when a one-half full-scale step function is applied to the analog input.

Two-Tone Intermodulation Distortion Rejection


The ratio of the rms value of either input tone to the rms value of the worst third order intermodulation product; reported in dBc.

Voltage Standing-Wave Ratio (VSWR)


The ratio of the amplitude of the elective field at a voltage maximum to that at an adjacent voltage minimum.

-6- REV. A


Typical Performance Characteristics—AD10200




TPC 1. Single Tone @ 10 MHz




TPC 2. Single Tone @ 71 MHz




TPC 3. Single Tone @ 121 MHz



TPC 4. Single Tone @ 41 MHz




TPC 5. Single Tone @ 121 MHz




TPC 6. Single Tone @ 201 MHz


REV. A -7-




TPC 7. Two-Tone @ 37 MHz/38 MHz




TPC 8. Two-Tone @ 120 MHz/121 MHz




TPC 9. Integral Nonlinearity



TPC 10. Two-Tone @ 71 MHz/72 MHz





TPC 11. Differential Nonlinearity




TPC 12. Gain Flatness

-8- REV. A







TPC 14. Voltage Standing Wave Ratio (VSWR)




Figure 1. Timing Diagram




Figure 2. Equivalent Encode Input Circuit




Figure 4. Equivalent Voltage Reference Output Circuit




Figure 3. Equivalent Digital Output Circuit




Figure 5. Equivalent Analog Input Circuit

REV. A

APPLICATION NOTES

Theory of Operation

The AD10200 is a high-dynamic range dual 12-bit, 105 MHz subrange pipeline converter that uses switched capacitor architecture. The analog input section uses $A_{\rm IN}A2/A_{\rm IN}B2$ at 2.048 V p-p with an input impedance of 50 Ω . The analog input includes an ac-coupled wide-band 1:1 transformer, which provides high-dynamic range and SNR while maintaining VSWR and gain flatness. The ADC includes a high-bandwidth linear track/hold that gives excellent spurious performance up to and beyond the Nyquist rate. The high-bandwidth track/hold has a low jitter of 0.25 ps rms, leading to excellent SNR and SFDR performance. AC-coupled differential PECL/ECL encode inputs are recommended for optimum performance.

USING THE AD10200 ENCODE Input

Any high speed A/D converter is extremely sensitive to the quality of the sampling clock provided by the user. A track/hold circuit is essentially a mixer, and any noise, distortion, or timing jitter on the clock will be combined with the desired signal at the A/D output. For that reason, considerable care has been taken in the design of the ENCODE input of the AD10200, and the user is advised to give commensurate thought to the clock source. The ENCODE input are fully TTL/CMOS compatible. For optimum performance, the AD10200 must be clocked differentially.

Note that the ENCODE inputs cannot be driven directly from PECL level signals (V_{IHD} is 3.5 V max). PECL level signals can easily be accommodated by ac coupling as shown in Figure 6. Good performance is obtained using an MC10EL16 in the circuit to drive the encode inputs.




Figure 6. AC Coupling to ENCODE Inputs

ENCODE Voltage Level Definition

The voltage level definitions for driving ENCODE and $\overline{\text{ENCODE}}$ in differential mode are shown in Figure 7.

ENCODE Inputs

 $\begin{array}{lll} \mbox{Differential Signal Amplitude } (\mbox{V_{ID}}) & 500 \mbox{ mV min,} \\ \mbox{$750 \mbox{ mV nom}$} \\ \mbox{High Differential Input Voltage } (\mbox{V_{IHD}}) & 5.0 \mbox{ V max} \\ \mbox{Low Differential Input Voltage } (\mbox{V_{ILD}}) & 0 \mbox{ V min} \\ \mbox{Common-Mode Input } (\mbox{V_{ICN}}) & 1.25 \mbox{ V min, } 1.6 \mbox{ V nom} \\ \end{array}$

ENCODE O

VIHD

VICM

VILD

VIHS

ENCODE O

0.1

VIHS

VILS

Figure 7. Differential Input Levels

Often, the cleanest clock source is a crystal oscillator producing a pure sine wave. In this configuration, or with any roughly symmetrical clock input, the input can be ac-coupled and biased to a reference voltage that also provides the ENCODE. This ensures that the reference voltage is centered on the encode signal.

Digital Outputs

The digital outputs are TTL/CMOS-compatible and a separate output power supply pin supports interfacing with 3.3 V logic.

Analog Input

The analog input is a single ended ac-coupled high performance 1:1 transformer with an input impedance of 50 Ω to 105 MHz. The nominal full scale input is 2.048 V p-p.

Special care was taken in the design of the analog input section of the AD10200 to prevent damage and corruption of data when the input is overdriven.

Voltage Reference

A stable and accurate 2.5 V voltage reference is designed into the AD10200 (VREFOUT). An external voltage reference is not required.

Timing

The AD10200 provides latched data outputs, with 10 pipeline delays. Data outputs are available one propagation delay (t_{PD}) after the rising edge of the encode command (see Figure 1). The length of the output data lines and loads placed on them should be minimized to reduce transients within the AD10200; these transients can detract from the converter's dynamic performance.

The minimum guaranteed conversion rate of the AD10200 is 10 MSPS. At internal clock rates below 10 MSPS, dynamic performance may degrade. Therefore, input clock rates below 10 MHz should be avoided.

GROUNDING AND DECOUPLING

Analog and Digital Grounding

Proper grounding is essential in any high speed, high resolution system. Multilayer printed circuit boards (PCBs) are recommended to provide optimal grounding and power schemes. The use of ground and power planes offers distinct advantages:

- 1. The minimization of the loop area encompassed by a signal and its return path.
- 2. The minimization of the impedance associated with ground and power paths.
- 3. The inherent distributed capacitor formed by the power plane, PCB insulation and ground plane.

These characteristics result in both a reduction of electromagnetic interference (EMI) and an overall improvement in performance.

It is important to design a layout that prevents noise from coupling to the input signal. Digital signals should not be run in parallel with input signal traces and should be routed away from the input circuitry. The PCB should have a ground plane covering all unused portions of the component side of the board to provide a low impedance path and manage the power and ground currents. The ground plane should be removed from the area near the input pins to reduce stray capacitance.

LAYOUT INFORMATION

The schematic of the evaluation board (Figure 8) represents a typical implementation of the AD10200. The pinout of the AD10200 is very straightforward and facilitates ease of use and the implementation of high frequency/high resolution design practices. It is recommended that high quality ceramic chip capacitors be used to decouple each supply pin to ground directly at the device. All capacitors can be standard high quality ceramic chip capacitors.

Care should be taken when placing the digital output runs. Because the digital outputs have such a high-slew rate, the capacitive loading on the digital outputs should be minimized. Circuit traces for the digital outputs should be kept short and connect directly to the receiving gate. Internal circuitry buffers the outputs of the ADC through a resistor network to eliminate the need to externally isolate the device from the receiving gate.

EVALUATION BOARD

The AD10200 evaluation board (Figure 9) is designed to provide optimal performance for evaluation of the AD10200 analog-to-digital converter. The board encompasses everything needed to ensure the highest level of performance for evaluating the AD10200. The board requires an analog input signal, encode clock and power supply inputs. The clock is buffered on-board to provide clocks for the latches. The digital outputs and out clocks are available at the standard 40-pin connectors J1 and J2.

Power to the analog supply pins is connected via banana jacks. The analog supply powers the associated components and the analog section of the AD10200. The digital outputs of the AD10200 are powered via banana jacks with 3.3 V. Contact the factory if additional layout or applications assistance is required.




Figure 8. Evaluation Board Mechanical Layout

REV. A -11-




Figure 9a. Evaluation Board




Figure 9b. Evaluation Board

REV. A -13-

BILL OF MATERIALS LIST FOR AD10200 EVAL BOARD

Qty.	Component Name	Ref Des	Value	Description	M/S P/Ns
2	74LCX16373MTD	U16, U17			74LCX16374MTD (Fairchild)
1	AD10200BZ	U1			AD10200BZ
2	ADP3330	U14, U15		SM 3.3 V Regulator	ADP3330ART-3.3-RL7 (Analog)
4	BRES0805	R38, R39, R56, R58	33 kΩ	SM 0805 Resistor	ERJ6GEYJ333V (Panasonic)
4	BRES0805	R1, R41, R60, R61	50 Ω	SM 0805 Resistor	ERJ6GEYJ510V (Panasonic)
8	BRES0805	R3, R4, R42, R43, R63, R64, R65, R66	100 Ω	SM 0805 Resistor	ERJ6GEYJ101V (Panasonic)
23	CAP2	C1, C2, C5, C6, C7, C8, C9, C10, C12, C16, C17, C18, C20, C21, C22, C23, C24, C25, C26, C28, C33, C34, C35	0.1 μF	SM 0805 Capacitor	GRM40X7R104K025BL (MENA)
4	CAP2	C13, C27, C38, C39	0.47 μF	SM 1206 Capacitor	VJ1206U474MFXMB (VITRAMON)
2	N49DM	J1, J2		2×20×100 Male Connector	TSW-120-08G-D (Samtec)
4	IND2	L1, L2, L3, L4	$47~\Omega$	Inductor	2743019447 (Fair Ride)
4	MC10EL16	U2, U3 U9, U11			MC1016EP16D (Motorola)
10	BJACK	BJ1 – BJ10		POWER JACK	108-0740-001 (Johnson Comp.)
2	MC100ELT23	U4, U10			SY100ELT23L (Micrel-Synergy)
6	POLCAP2	C3, C4, C14, C15, C29, C30	10 μF	SM 1812 Polar Capacitor	T491C106M016A57280 (KEMET)
8	RES2	R47, R48, R49, R50, R51, R52, R53, R54	0 Ω	SM 0805 Resistor	ERJ-6GEY0R00V (Panasonic)
4	RES4	R7, R8, R71, R72	50 Ω	SM 0805 Resistor	ERJ-6GEYJ510V (Panasonic)
24	RES2	R9, R10, R11, R12, R13, R14, R15, R16, R17, R18, R23, R24, R25, R26, R27, R28, R29, R30, R35, R36, R40, R44, R45, R46			
1	SMA	J4		A _{IN} A2	142-0701-201 (Johnson Comp.)
1	SMA	J7		$A_{IN}B2$	142-0701-201 (Johnson Comp.)
2	SMA	J11, J12		ENCODE	142-0701-201 (Johnson Comp.)
2	SMA	J5, J10		ENCODE	142-0701-201 (Johnson Comp.)
4	Stand-Off	S01-S04		Stand-Off	313-2477-016 (Johnson Comp.)
4	Screws			Screws (Stand-Off)	MPMS 0040005PH (Building Fasteners)
1	PCB			AD10200 Eval Board	GS03363 Rev. A

-14- REV. A




Figure 10a. Bottom View




Figure 10b. Bottom Assembly

REV. A -15-




Figure 10c. Ground 1




Figure 10d. Ground 2

-16- REV. A




Figure 10e. Bottom Silk




Figure 10f. Top View

REV. A -17-




Figure 10g. Top Assembly





Figure 10h. Top Silk

–18– REV. A

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

68-Lead Ceramic Leaded Chip Carrier (Z-68B)



Revision History

Location	Page
Data Sheet changed from REV. 0 to REV. A.	
Edit to ABSOLUTE MAXIMUM RATINGS	4
Edit to Figure 5	9
Edit to ENCODE Inputs section	10
Edit to Figure 9a	12

REV. A -19-