

High Bandwidth CMOS 8-/10-/12-Bit Parallel Interface Multiplying DACs

Preliminary Technical Data

FEATURES

+2.5 V to +5.5 V Supply Operation Fast Parallel Interface (10ns WR cycle) 10MHz Multiplying Bandwidth ±10V Reference Input Extended Temperature Range -40 °C to +125 °C 20-Lead TSSOP and Chip Scale (4 x4mm) Packages 8, 10 and 12 Bit Current Output DACs Pin compatible 8, 10 & 12 Bit DACs in Chip Scale Guaranteed Monotonic Four Quadrant Multiplication Power On Reset with Brown out detect Readback Function 0.4μA typical Power Consumption

APPLICATIONS

Portable Battery Powered Applications Waveform Generators Analog Processing Instrumentation Applications Programmable Amplifiers and Attenuators Digitally-Controlled Calibration Programmable Filters and Oscillators Composite Video Ultrasound Gain, offset and Voltage Trimming

GENERAL DESCRIPTION

The AD5424/AD5433/AD5445 are CMOS 8, 10 and 12-bit current output digital-to-analog converters (DACs) respectively.

These devices operate from a +2.5 V to 5.5 V power supply, making them suited to battery powered applications and many other applications.

These DACs utilize Data readback allowing the user to read the contents of the DAC register via the DB pins. On power-up, the internal register and latches are filled with zeros and the DAC outputs are at zero scale.

As a result of manufacture on a CMOS sub micron process, they offer excellent four quadrant multiplication characteristics, with large signal multiplying bandwidths of up to 10MHz.

*US Patent Number 5,689,257

REV. PrK June 2003

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

AD5424/AD5433/AD5445*

FUNCTIONAL BLOCK DIAGRAM



The applied external reference input voltage (V_{REF}) determines the full scale output current. An integrated feedback resistor (R_{FB}) provides temperature tracking and full scale voltage output when combined with an external I-toV precision amplifier.

The AD5424 is available in small 20 lead CSP and 16 lead TSSOP packages, while the AD5433/AD5445 DACs are available in small 20-lead CSP and TSSOP packages.

PRODUCT HIGHLIGHTS

- 1. 10MHz Multiplying Bandwidth
- 2. 4mm x 4mm Chip Scale Packages and small TSSOP packages.
- 3. Low Voltage, Low Power Current Output DACs.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 Analog Devices, Inc., 2003

PRELIMINARY TECHNICAL DATA AD5424/AD5433/AD5445—SPECIFICATIONS¹ (V_{DD} = 2.5 V to 5.5 V, V_{REF} = +10 V, I_{0UT}2 = 0 V. All specifications T_{MIN} to T_{MAX} unless otherwise noted. DC performance measured with OP1177, AC performance with AD9631 unless otherwise noted.)

Parameter	Min	Тур	Max	Units	Conditions
STATIC PERFORMANCE					
AD5424					
Resolution			8	Bits	
Relative Accuracy			±0.5	LSB	
Differential Nonlinearity			±1	LSB	Guaranteed Monotonic
AD5433					
Resolution			10	Bits	
Relative Accuracy			±1	LSB	
Differential Nonlinearity			± 1 ± 1	LSB	Guaranteed Monotonic
AD5445			± 1	LSD	Guaranteed Wonotonne
			10	Dite	
Resolution			12	Bits	
Relative Accuracy			±2	LSB	
Differential Nonlinearity			±1	LSB	Guaranteed Monotonic
Gain Error			±2	mV	
Gain Error Temp Coefficient ²		±5		ppm FSR/°C	
Output Leakage Current			±10	nA	Data = $0000_{\rm H}$, T _A = 25°C, I _{OUT1}
			±50	nA	$Data = 0000_{\rm H}, I_{\rm OUT1}$
Output Voltage Compliance Range		TBD		V	
REFERENCE INPUT ²					
Reference Input Range		±10		V	
V _{REF} Input Resistance	8	10	12	kΩ	Input resistance TC = -50 ppm/°C
DIGITAL INPUTS/OUTPUT ²					
Input High Voltage, V _{IH}	1.7			V	$V_{DD} = 2.5 V \text{ to } 5.5 V$
Input Low Voltage, V _{IL}			0.8	V	$V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}$
			0.7	V	V_{DD} = 2.5 V to 2.7 V
Input Leakage Current, I _{IL}			1	μA	
Input Capacitance			10	pF	
$V_{DD} = 4.5 V$ to 5.5 V					
Output Low Voltage, V _{OL}			0.4	V	$I_{SINK} = 200 \ \mu A$
Output High Voltage, V _{OH}	V _{DD} - 1			v	$I_{\text{SOURCE}} = 200 \mu\text{A}$
$V_{DD} = 2.5 \text{ V to } 3.6 \text{ V}$	V DD I			,	$1SOURCE = 200 \mu T$
Output Low Voltage, V_{OL}			0.4	v	$I_{SINK} = 200 \ \mu A$
Output High Voltage, V _{OL}	V _{DD} - 0.5		0.4	v	$I_{\text{SOURCE}} = 200 \mu\text{A}$
Output High Voltage, V _{OH}	v _{DD} - 0.5			•	ISOURCE - 200 µA
DYNAMIC PERFORMANCE ²					
Reference Multiplying BW	10			MHz	V_{REF} = 100 mV rms, DAC loaded all 1s
	TBD			MHz	$V_{REF} = 6 V rms$, DAC loaded all 1s
Output Voltage Settling Time					
AD5424		30	TBD	ns	Measured to $\frac{1}{2}$ LSB. $R_{LOAD} = 100\Omega$, $C_{LOAD} =$
AD5433		35	TBD	ns	15pF. DAC latch alternately loaded with
AD5445		40	TBD	ns	0s and 1s.
Slew Rate		100			05 and 15.
				V/µs	1 LSP shares around Main Comm
Digital to Analog Glitch Impulse		3		nV-s	1 LSB change around Major Carry
Multiplying Feedthrough Error			-75	dB	DAC latch loaded with all 0s. Reference =
					10kHz.
Output Capacitance			2	pF	DAC Latches Loaded with all 0s
			4	pF	DAC Latches Loaded with all 1s
Digital Feedthrough		5		nV-s	Feedthrough to DAC output with \overline{CS} high
_					and Alternate Loading of all 0s and all 1s.
Total Harmonic Distortion		-85		dB	$V_{REF} = 6 V \text{ rms}$, All 1s loaded, f = 1kHz
		-85		dB	$V_{REF} = 5$ V, Sinewave generated from digital code
Output Noise Spectral Density		25		nV/√Hz	a 1kHz
SFDR performance		72		dB	
Intermodulation Distortion		TBD		dB	
				1	
POWER REQUIREMENTS					
	2.5		5.5	V	
POWER REQUIREMENTS	2.5	0.4	5.5 10	V μΑ	Logic Inputs = 0 V or V_{DD}

NOTES ¹Temperature range is as follows: Y Version: -40°C to +125°C.

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

Single Supply Operation (Biased Mode)AD5424/AD5433/AD5445 $(V_{DD} = 2.5 V to 5.5 V, V_{REF} = +2 V, I_{OUT}2 = 1 V. All specifications T_{MIN} to T_{MAX} unless otherwise noted. DC performance measured with OP1177, AC performance with AD9631 unless otherwise noted.)$

Parameter	Min	Тур	Max	Units	Conditions
STATIC PERFORMANCE					
AD5424					
Resolution			8	Bits	
Relative Accuracy			±0.5	LSB	
Differential Nonlinearity			±1	LSB	Guaranteed Monotonic
AD5433				202	
Resolution			10	Bits	
Relative Accuracy			±1	LSB	
					Commenter 1 Manutania
Differential Nonlinearity			±1	LSB	Guaranteed Monotonic
AD5445					
Resolution			12	Bits	
Relative Accuracy			±2	LSB	
Differential Nonlinearity			±1	LSB	Guaranteed Monotonic
Gain Error			±2	mV	
Gain Error Temp Coefficient ²		±5		ppm FSR/°C	
Output Leakage Current			±10	nA	Data = $0000_{\rm H}$, T _A = 25°C, I _{OUT1}
			±50	nA	$Data = 0000_{H}, I_{OUT1}$
Output Voltage Compliance Range		TBD		V	
REFERENCE INPUT ²					
		th a ¹		N7	
Reference Input Range		tbd		V	T D D D
V _{REF} Input Resistance	8	10	12	kΩ	Input resistance TC = -50ppm/°C
DIGITAL INPUTS/OUTPUT ²					
Input High Voltage, V _{IH}	1.7			v	$V_{DD} = 2.5 \text{ V}$ to 5.5 V
Input Low Voltage, V_{IL}			0.8	v	$V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}$
input how voltage, vill			0.7	v	$V_{\rm DD} = 2.5 \text{ V to } 2.7 \text{ V}$
Input Leakage Current, I _{II}			1		$v_{\rm DD} = 2.5 \ v \ 10 \ 2.1 \ v$
				μA	
Input Capacitance			10	pF	
$V_{DD} = 4.5 V \text{ to } 5.5 V$					x a a a b
Output Low Voltage, V _{OL}			0.4	V	$I_{SINK} = 200 \mu A$
Output High Voltage, V _{OH}	V _{DD} - 1			V	$I_{SOURCE} = 200 \mu A$
V_{DD} = 2.5 V to 3.6 V					
Output Low Voltage, Vol			0.4	V	$I_{SINK} = 200 \mu A$
Output High Voltage, V _{OH}	V _{DD} - 0.5			V	$I_{SOURCE} = 200 \mu A$
DYNAMIC PERFORMANCE ²					
Reference Multiplying BW	10			MHz	$V_{REF} = 100 \text{ mV rms}$, DAC loaded all 1s
Reference Multiplying Dw					
Outrast Valtara Sattling Time	TBD			MHz	$V_{REF} = 1 V rms$, DAC loaded all 1s
Output Voltage Settling Time		•			
AD5424		30	TBD	ns	Measured to $\frac{1}{2}$ LSB. $R_{LOAD} = 100\Omega$, $C_{LOAD} =$
AD5433		35	TBD	ns	15pF. DAC latch alternately loaded with
AD5445		40	TBD	ns	Os and 1s.
Slew Rate		100		V/µs	
Digital to Analog Glitch Impulse		3		nV-s	1 LSB change around Major Carry
Multiplying Feedthrough Error			-75	dB	DAC latch loaded with all 0s. Reference =
					10kHz.
Output Capacitance			2	pF	DAC Latches Loaded with all 0s
F F			4	pF	DAC Latches Loaded with all 1s
Digital Feedthrough		5	-	nV-s	Feedthrough to DAC output with $\overline{\text{CS}}$ high
Zightar i coutinough		2		11 4 5	and Alternate Loading of all 0s and all 1s.
Total Harmonic Distortion		-85		dB	
Fotal Harmonic Distortion					$V_{\text{REF}} = 2$ Vp-p, 1V Bias, All 1s loaded, f = 1kHz
		-85		dB	$V_{\text{REF}} = 2$ V, Sinewave generated from digital code.
Output Noise Spectral Density		25		nV/√Hz	@ 1kHz
SFDR performance		72		dB	
Intermodulation Distortion		TBD		dB	
POWER REQUIREMENTS					
-	2.5		5 5	v	
Power Supply Range	2.5	0.4	5.5		Logic Inputs = 0 V or V_{DD}
I _{DD} Power Supply Sensitivity ²		0.4	10	μΑ	
			0.001	%/%	$\Delta V_{DD} = \pm 5\%$

NOTES

¹Temperature range is as follows: Y Version: -40°C to +125°C.

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

PRELIMINARY TECHNICAL DATA

AD5424/AD5433/AD5445-SPECIFICATIONS¹

TIMING CHARACTERISTICS^{1,2} ($V_{DD} = 2.5 V \text{ to } 5.5 V$, $V_{REF} = +5 V$, $I_{OUT}2 = 0 V$. All specifications T_{MIN} to T_{MAX} unless otherwise noted.)

Parameter	Limit at T _{MIN} , T _{MAX}	Units	Conditions/Comments
t ₁	0	ns min	R/\overline{W} to \overline{CS} Setup Time
t ₂	0	ns min	R/\overline{W} to \overline{CS} Hold Time
t ₃	10	ns min	$\overline{\text{CS}}$ Low Time (Write Cycle)
t ₄	6	ns min	Data Setup Time
t ₅	0	ns min	Data Hold Time
t ₆	5	ns min	R/\overline{W} high to \overline{CS} low
t ₇	7	ns min	$\overline{\text{CS}}$ Min High Time
t ₈	5	ns typ	Data Acess Time
	25	ns max	
t 9	5	ns typ	Bus Relinquish Time
	10	ns max	

NOTES

¹See Figure 1. Temperature range is as follows: Y Version: -40°C to +125°C. Guaranteed by design and characterisation, not subject to production test.

²All input signals are specified with tr =tf = 5ns (10% to 90% of V_{DD}) and timed from a voltage level of ($V_{IL} + V_{IH}$)/2. Digital Output timing measured with Load circuit in Figure 2.

Specifications subject to change without notice.



Figure 1. Timing Diagram.



Figure 2. Load Circuit for Data Output Timing Specifications

ABSOLUTE MAXIMUM RATINGS¹

$(T_A = +25^{\circ}C \text{ unless otherwise noted})$	
V _{DD} to GND	-0.3 V to +7 V
V _{REF,} R _{FB} to GND	-12 V to +12 V
I _{OUT} 1, I _{OUT} 2 to GND	–0.3 V to +7 V
Logic Inputs & Output ²	-0.3V to V_{DD} +0.3 V
Operating Temperature Range	
Extended Industrial (Y Version)	-40° C to $+125^{\circ}$ C
Storage Temperature Range	–65°C to +150°C
Junction Temperature	+150°C
16 lead TSSOP θ_{JA} Thermal Impede	ance 150°C/W
20 lead TSSOP θ_{JA} Thermal Impeda	ance 143°C/W
20 lead CSP θ_{JA} Thermal Impedance	e 135°C/W
Lead Temperature, Soldering (10se	conds) 300°C
IR Reflow, Peak Temperature (< 20	seconds) $+235^{\circ}C$

NOTES

¹Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

²Overvoltages at DBx, \overline{CS} and \overline{W}/R , will be clamped by internal diodes. Current should be limited to the maximum ratings given.

ORDERING GUIDE

Model	Resolution	INL (LSBs)	Temperature Range	Package Description	Package Option
AD5424YRU	8	±0.5	-40 °C to +125 °C	TSSOP (Thin Shrink Small Outline Package)	RU-16
AD5424YCP	8	±0.5	-40 °C to +125 °C	CSP (Chip Scale Package)	CP-20
AD5433YRU	10	±1	-40 °C to +125 °C	TSSOP (Thin Shrink Small Outline Package)	RU-20
AD5433YCP	10	±1	-40 °C to +125 °C	CSP (Chip Scale Package)	CP-20
AD5445YRU	12	±2	-40 °C to +125 °C	TSSOP (Thin Shrink Small Outline Package)	RU-20
AD5445YCP	12	±2	-40 °C to +125 °C	CSP (Chip Scale Package)	CP-20
AD5445EB	-	-	-	Evaluation Board	-

CAUTION_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD5424/AD5433/AD5445 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PRELIMINARY TECHNICAL DATA

AD5424/AD5433/AD5445

Pin Mnemonic Function TSSOP CSP 1 DAC Current Output. 19 I_{OUT}1 2 20 $I_{OUT}2$ DAC Analog Ground. This pin should normally be tied to the analog ground of the system. GND 3 1 Ground Pin. 4-11 2-9 DB7-DB0 Parallel Data Bits 7 through 0. 10-13 NC No internal connection $\overline{C}\overline{S}$ Chip Select Input. Active Low. Used in conjunction with R/\overline{W} to load parallel data to 12 14 the input latch or to read data from the DAC register. R/\overline{W} 15 Read/Write. When low, used in conjunction with CS to load parallel data. When 13 high, used in conjunction with \overline{CS} to readback contents of DAC Register. Positive power supply input. These parts can be operated from a supply of +2.5 V to 14 16 V_{DD} +5.5 V. 15 17 VREF DAC reference voltage input terminal. DAC feedback resistor pin. Establish voltage output for the DAC by connecting to 16 18 R_{FB} external amplifier output.

AD5424 PIN FUNCTION DESCRIPTION

PIN CONFIGURATIONS TSSOP & CSP

		1
IOUT1 1	•	16 RFB
IOUT22		15 VREF
GND 3		14 VDD
DB7 4	AD5424	13 R/W
DB6 5	(Not to Scale)	12 CS
DB56		11 DB0(LSB)
DB4 7		10 DB1
DB3 8		9 DB2



Pin TSSOP	CSP	Mnemonic	Function	
1	19	I _{OUT} 1	DAC Current Output.	
2	20	I _{OUT} 2	DAC Analog Ground. This pin should normally be tied to the analog ground of the system.	
3	1	GND	Ground Pin.	
4-13	2-11	DB9-DB0	Parallel Data Bits 9 through 0.	
14, 15	12, 13	NC	Not internally connected.	
16	14	$\overline{C}\overline{S}$	Chip Select Input. Active Low. Used in conjunction with R/\overline{W} to load parallel data to the input latch or to read data from the DAC register.	
17	15	R/\overline{W}	Read/Write. When low, used in conjunction with CS to load parallel data. When high, used in conjunction with \overline{CS} to readback contents of DAC Register.	
18	16	V _{DD}	Positive power supply input. These parts can be operated from a supply of $+2.5$ V to $+5.5$ V.	
19	17	V _{REF}	DAC reference voltage input terminal.	
20	18	R _{FB}	DAC feedback resistor pin. Establish voltage output for the DAC by connecting to external amplifier output.	

AD5433 PIN FUNCTION DESCRIPTION

PIN CONFIGURATIONS TSSOP & CSP

	r	1
IOUT1	•	20 RFB
IOUT222		19 VREF
GND 3		18 VDD
DB94	AD5433	17 R/W
DB8 5	(Not to Scale)	16 CS
DB7 6		15 NC
DB6 7		14 NC
DB5 8		13 DB0(LSB)
DB49		12 DB1
DB3 10		11 DB2
		3



PRELIMINARY TECHNICAL DATA

AD5424/AD5433/AD5445

AD5445 PIN FUNCTION DESCRIPTION

Pin		Mnemonic	Function	
TSSOP	CSP			
1	19	I _{OUT} 1	DAC Current Output.	
2	20	I _{OUT} 2	DAC Analog Ground. This pin should normally be tied to the analog ground of the	
			system.	
3	1	GND	Ground Pin.	
4-15	2-13	DB11-DB0	Parallel Data Bits 11 through 0.	
16	14	$\overline{C}\overline{S}$	Chip Select Input. Active Low. Used in conjunction with R/\overline{W} to load parallel data	
			to the input latch or to read data from the DAC register.	
17	15	R/\overline{W}	Read/Write. When low, used in conjunction with CS to load parallel data. When	
			high, used in conjunction with \overline{CS} to readback contents of DAC Register.	
18	16	V _{DD}	Positive power supply input. These parts can be operated from a supply of +2.5 V to	
			+5.5 V.	
19	17	V _{REF}	DAC reference voltage input terminal.	
20	18	R _{FB}	DAC feedback resistor pin. Establish voltage output for the DAC by connecting to	
			external amplifier output.	

PIN CONFIGURATIONS TSSOP & CSP

Г		7
IOUT1 1	•	20 RFB
IOUT2 2		19 VREF
GND 3		18 VDD
DB11 4	AD5445	17 R/W
DB10 5	(Not to Scale)	16 CS
DB9 6		15 DB0(LSB)
DB8 7		14 DB1
DB7 8		13 DB2
DB6 9		12 DB3
DB5 10		11 DB4
L		



Typical Performance Characteristics

TPC 1. INL vs. Code (8-Bit DAC) TPC 2. INL vs. Code (10-Bit DAC) TPC 3. INL vs. Code (12-Bit DAC) TPC 4. DNL vs. Code (8-Bit DAC) TPC 5. DNL vs. Code (10-Bit DAC) TPC 6. DNL vs. Code (12-Bit DAC)

TPC 7. INL vs Reference Voltage

TPC 8. DNL vs. Reference Voltage

TPC 9. Linearity Errors vs. V_{DD}



AD5424/AD5433/AD5445



Bandwidth - small signal

PRELIMINARY TECHNICAL DATA



TERMINOLOGY

Relative Accuracy

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero and full scale and is normally expressed in LSBs or as a percentage of full scale reading.

Differential Nonlinearity

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of ± 1 LSB max over the operating temperature range ensures monotonicity.

Gain Error

Gain error or full-scale error is a measure of the output error between an ideal DAC and the actual device output. For these DACs, ideal maximum output is $V_{REF} - 1$ LSB. Gain error of the DACs is adjustable to zero with external resistance.

Output Leakage Current

Output leakage current is current which flows in the DAC ladder switches when these are turned off. For the I_{OUT1} terminal, it can be measured by loading all 0s to the DAC and measuring the I_{OUT1} current. Minimum current will flow in the I_{OUT2} line when the DAC is loaded with all 1s

Output Capacitance

Capacitance from I_{OUT1} or I_{OUT2} to AGND.

Output Current Settling Time

This is the amount of time it takes for the output to settle to a specified level for a full scale input change. For these devices, it is specified with a 100 Ω resistor to ground.

Digital to Analog Glitch Impulse

The amount of charge injected from the digital inputs to the analog output when the inputs change state. This is normally specified as the area of the glitch in either pA-secs or nV-secs depending upon whether the glitch is measured as a current or voltage signal.

Digital Feedthrough

When the device is not selected, high frequency logic activity on the device digital inputs is capacitively coupled through the device to show up as noise on the I_{OUT} pins and subsequently into the following circuitry. This noise is digital feedthrough.

Multiplying Feedthrough Error

This is the error due to capacitive feedthrough from the DAC reference input to the DAC $I_{\rm OUT1}$ terminal, when all o0s are loaded to the DAC.

Harmonic Distortion

The DAC is driven by an ac reference. The ratio of the rms sum of the harmonics of the DAC output to the fundamental value is the THD. Usually only the lower order harmonices are included, such as second to fifth.

THD = 20log
$$\sqrt{(V_2^2 + V_3^2 + V_4^2 + V_5^2)} \frac{V_1}{V_1}$$

Intermodulation Distortion

The DAC is driven by two combinded sine waves references of frequencies fa and fb. Distortion products are produced at sum and difference frequencies of $mfa\pm nfb$ where m, n = 0, 1, 2, 3... Intermodulation terms are those for which m or n is not equal to zero. The second order terms include (fa +fb) and (fa - fb) and the third order terms are (2fa + fb), (2fa -fb), (f+2fa + 2fb) and (fa - 2fb). IMD is defined as

IMD = 20log (rms sum of the sum and diff distortion products)

rms amplitude of the fundamental

Compliance Voltage Range

The maximum range of (output) terminal voltage for which the device will provide the specified characteristics.

GENERAL DESCRIPTION

DAC Section

The AD5424, AD5433 and AD5445 are 8, 10 and 12 bit current output DACs consisting of a standard inverting R-2R ladder configuration. A simplified diagram for the 8-Bit AD5424 is shown in Figure 3. The matching feedback resistor R_{FB} has a value of R. The value of R is typically $10k\Omega$ (minimum $8k\Omega$ and maximum $12k\Omega$). If I_{OUT1} and I_{OUT2} are kept at the same potential, a constant current flows in each ladder leg, regardless of digital input code. Therefore, the input resistance presented at V_{REF} is always constant and nominally of resistance value R. The DAC output (I_{OUT}) is code-dependent, producing various resistances and capacitances. External amplifier choice should take into account the variation in impedance generated by the DAC on the amplifiers inverting input node.



Figure 3. Simplified Ladder

Access is provided to the V_{REF} , R_{FB} , I_{OUT1} and I_{OUT2} terminals of the DAC, making the device extremely versatile and allowing it to be configured in several different operating modes, for example, to provide a unipolar output, four quadrant multiplication in bipolar mode or in single supply modes of operation. Note that a matching switch is used in series with the internal R_{FB} feedback resistor. If users attempt to measure R_{FB} , power must be applied to V_{DD} to achieve continuity.

CIRCUIT OPERATION

Unipolar Mode

Using a single op amp, these devices can easily be configured to provide 2 quadrant multiplying operation or a unipolar output voltage swing as shown in Figure 4.

When an output amplifier is connected in unipolar mode, the output voltage is given by:

 $V_{OUT} = -D/2^n x V_{REF}$

Where D is the fractional representation of the digital word loaded to the DAC and n is the resolution of the DAC.

D = 0 to 255 (8-Bit AD5424)

= 0 to 1023 (10-Bit AD5433)

= 0 to 4095 (12-Bit AD5445)

Note that the output voltage polarity is opposite to the V_{REF} polarity for dc reference voltages.

These DACs are designed to operate with either negative or positive reference voltages. The V_{DD} power pin is only used by the internal digital logic to drive the DAC switches' ON and OFF states.

AD5424/AD5433/AD5445

These DACs are also designed to accommodate ac reference input signals in the range of -10V to +10V.



Figure 4. Unipolar Operation

With a fixed 10 V reference, the circuit shown above will give a unipolar 0V to -10V output voltage swing. When $V_{\rm IN}$ is an ac signal, the circuit performs two-quadrant multiplication.

The following table shows the relationship between digital code and expected output voltage for unipolar operation. (AD5424, 8-Bit device).

Table	I.	Unipolar	Code	Table
-------	----	----------	------	-------

Digital Input	Analog Output (V)
1111 1111	-V _{REF} (255/256)
1000 0000	$-V_{\text{REF}}$ (128/256) = $-V_{\text{REF}}/2$
0000 0001	-V _{REF} (1/256)
0000 0000	$-V_{\text{REF}}$ (0/256) = 0

Bipolar Operation

In some applications, it may be necessary to generate full 4-Quadrant multiplying operation or a bipolar output swing. This can be easily accomplished by using another external amplifier and some external resistors as shown in Figure 5. In this circuit, the second amplifier A2 provides a gain of 2. Biasing the external amplifier with an offset from the reference voltage results in full 4-quadrant multiplying operation. The transfer function of this circuit shows that both negative and positive output voltages are created as the input data (D) is incremented from code zero (V_{OUT} = - V_{REF}) to midscale (V_{OUT} - 0V) to full scale (V_{OUT} = + V_{REF}).

 $V_{OUT} = (V_{REF} \times D / 2^{n-1}) V_{REF}$

Where D is the fractional representation of the digital word loaded to the DAC and n is the resolution of the DAC.

D = 0 to 255 (8-Bit AD5424)

= 0 to 1023 (10-Bit AD5433)

= 0 to 4095 (12-Bit AD5445)

When V_{IN} is an ac signal, the circuit performs fourquadrant multiplication.



Figure 5. Bipolar Operation (4 Quadrant Multiplication)

Table II. shows the relationship between digital code and the expected output voltage for bipolar operation (AD5426, 8-Bit device).

Table II. Bipolar Code Table

Digital Input	Analog Output (V)
1111 1111	+V _{REF} (127/128)
1000 0000	0
0000 0001	-V _{REF} (127/128)
0000 0000	-V _{REF} (128/128)

Stability

In the I-to-V configuration, the I_{OUT} of the DAC and the inverting node of the op amp must be connected as close as possible, and proper PCB layout techniques must be employed. Since every code change corresponds to a step function, gain peaking may occur if the op amp has limited GBP and there is excessive parasitic capacitance at the inverting node. This parasitic capacitance introduces a pole into the open loop response which can cause ringing or instability in the closed loop applications circuit.

An optional compensation capacitor, C1 can be added in parallel with R_{FB} for stability as shown in figures 4 and 5. Too small a value of C1 can produce ringing at the output, while too large a value can adversely affect the settling time. C1 should be found empirically but 1-2pF is generally adequate for the compensation.

SINGLE SUPPLY APPLICATIONS

Current Mode Operation

These DACs are specified and tested to guarantee operation in single supply applications. Figure 6 shows a typical circuit for operation with a single 2.5V to 5V supply. In the current mode circuit of Figure 6, I_{OUT2} and hence I_{OUT1} is biased positive by an amount V_{BIAS} . In this configuration, the output voltage is given by

$$Vout = \{D \ x \ (R_{FB}/R_{DAC}) \ x \ (V_{BLAS} - V_{IN})\} + V_{BLAS}$$



¹ADDITIONAL PINS OMITTED FOR CLARITY ²C1 PHASE COMPENSATION (1pF-5pF) MAY BE REQUIRED IF A1 IS A HIGH SPEED AMPLIFIER.

Figure 6. Single Supply Current Mode Operation.

As D varies from 0 to 255 (AD5424), 1023 (AD5433) or 4095 (AD5445), the output voltage varies from $V_{OUT} = V_{BIAS}$ to $V_{OUT} = 2 V_{BIAS} - VIN$.

 V_{BIAS} should be a low impedance source capable of sinking and sourcing all possible variations in current at the I_{OUT2} terminal without any problems.

Voltage Switching Mode of Operation

Figure 7 shows these DACs operating in the voltageswitching mode. The reference voltage, V_{IN} is applied to the I_{OUT1} pin, I_{OUT2} is connected to AGND and the output voltage is available at the V_{REF} terminal. In this configuration, a positive reference voltage results in a positive output voltage making single supply operation possible. The output from the DAC is voltage at a constant impedance (the DAC ladder resistance). Thus an op-amp is necessary to buffer the output voltage. The reference input no longer sees a constant input impedance, but one that varies with code. So, the voltage input should be driven from a low impedance source.



Figure 7. Single Supply Voltage Switching Mode Operation.

It is important to note that V_{IN} is limited to low voltages because the switches in the DAC ladder no longer have the same source-drain drive voltage. As a result their on resistance differs and this degrades the integral linearity of the DAC. Also, V_{IN} must not go negative by more than 0.3V or an internal diode will turn on, exceeding the max ratings of the device. In this type of application, the full range of multiplying capability of the DAC is lost.

POSITIVE OUTPUT VOLTAGE

Note that the output voltage polarity is opposite to the V_{REF} polarity for dc reference voltages. In order to achieve a positive voltage output, an applied negative reference to the input of the DAC is preferred over the output inversion through an inverting amplifier because of the resistors tolerance errors. To generate a negative reference, the reference can be level shifted by an op amp such that the V_{OUT} and GND pins of the reference become the virtual ground and -2.5V respectively as shown in Figure 8.



Figure 8. Positive Voltage output with minimum of components.

ADDING GAIN

In applications where the output voltage is required to be greater than $V_{\rm IN}$, gain can be added with an additional external amplifier or it can also be achieved in a single stage. It is important to take into consideration the effect of temperature coefficients of the thin film resistors of the DAC. Simply placing a resistor in series with the RFB resistor will causing mis-matches in the Temperature

AD5424/AD5433/AD5445

coefficients resulting in larger gain temperature coefficient errors. Instead, the circuit of Figure 9 is a recommended method of increasing the gain of the circuit. R1, R2 and R3 should all have similar temperature coefficients, but they need not match the temperature coefficients of the DAC. This approach is recommended in circuits where gains of great than 1 are required.



Figure 9. Increasing Gain of Current Output DAC

USED AS A DIVIDER OR PROGRAMMABLE GAIN ELEMENT

Current Steering DACs are very flexible and lend themselves to many different applications. If this type of DAC is connected as the feedback element of an op-amp and R_{FB} is used as the input resistor as shown in Figure 10, then the output voltage is inversely proportional to the digital input fraction D. For $D = 1-2^n$ the output voltage is

$$V_{OUT} = -V_{IN} / D = -V_{IN} / (1-2^{-n})$$



Figure 10. Current Steering DAC used as a divider or Programmable Gain Element

As D is reduced, the output voltage increases. For small values of the digital fraction D, it is important to ensure that the amplifier does not saturate and also that the required accuracy is met. For example, an eight bit DAC driven with the binary code 10H (00010000), i.e., 16 decimal, in the circuit of Figure 10 should cause the output voltage to be sixteen times $V_{\rm IN}$. However, if the DAC has a linearity specification of +/- 0.5LSB then D

can in fact have the weight anywhere in the range 15.5/256 to 16.5/256 so that the possible output voltage will be in the range $15.5V_{IN}$ to $16.5V_{IN}$ —an error of + 3% even though the DAC itself has a maximum error of 0.2%.

DAC leakage current is also a potential error source in divider circuits. The leakage current must be counterbalanced by an opposite current supplied from the op amp through the DAC. Since only a fraction D of the current into the V_{REF} terminal is routed to the I_{OUT1} terminal, the output voltage has to change as follows:

Output Error Voltage Due to Dac Leakage

= $(Leakage \ x \ R)/D$

where R is the DAC resistance at the V_{REF} terminal. For a DAC leakage current of 10nA, R = 10 kilohm and a gain (i.e., 1/D) of 16 the error voltage is 1.6mV.

REFERENCE SELECTION

When selecting a reference for use with the AD5424 series of current output DACs, pay attention to the references output voltage temperature coefficient specification. This parameter not only affects the full scale error, but can also affect the linearity (INL and DNL) performance. The reference temperature coefficient should be consistent with the system accuracy specifications. For example, an 8-bit system required to hold its overall specification to within 1LSB over the temperature range 0-50°C dictates that the maximum system drift with temperature should be less than 78ppm/°C. A 12-Bit system with the same temperature range to overall specification within 2LSBs requires a maximum drift of 10ppm/°C. By choosing a precision reference with low output temperature coefficient this error source can be minimized. Table III. suggests some of the suitable references available from Analog Devices that are suitable for use with this range of current output DACs.

AMPLIFIER SELECTION

The primary requirement for the current-steering mode is an amplifier with low input bias currents and low input offset voltage. The input offset voltage of an op amp is multiplied by the variable gain (due to the code dependent output resistance of the DAC) of the circuit. A change in this noise gain between two adjacent digital fractions produces a step change in the output voltage due to the amplifier's input offset voltage. This output voltage change is superimposed upon the desired change in output between the two codes and gives rise to a differential linearity error, which if large enough could cause the DAC to be non-monotonic.

The input bias curent of an op amp also generates an offset at the voltage output as a result of the bias current flowing in the feedback resistor RFB. Most op amps have input bias currents low enough to prevent any significant errors in 12-Bit applications.

Common mode rejection of the op amp is important in voltage switching circuits, since it produces a code dependent error at the voltage output of the circuit. Most op amps have adequate common mode rejection for use at 8-, 10- and 12-Bit resolution.

Provided the DAC switches are driven from true wideband low impedance sources (V_{IN} and AGND) they settle quickly. Consequently, the slew rate and settling time of a voltage switching DAC circuit is determined largely by the output op amp. To obtain minimum settling time in this configuration, it is important to minimize capacitance at the V_{REF} node (voltage output node in this application) of the DAC. This is done by using low inputs capacitance buffer amplifiers and careful board design.

Most single supply circuits include ground as part of the analog signal range, which in turns requires an amplifer

Reference	Output Voltage	Initial Tolerance	Temperature Drift	0.1Hz to 10Hz noise	Package
ADR01	10 V	0.1%	3ppm/°C	20µVp-p	SC70, TSOT, SOIC
ADR02	5 V	0.1%	3ppm/°C	10µVp-p	SC70, TSOT, SOIC
ADR03	2.5 V	0.2%	3ppm/°C	10µVp-p	SC70, TSOT, SOIC
ADR425	5 V	0.04%	3ppm/°C	3.4µVp-p	MSOP, SOIC

Table III. Listing of suitable ADI Precision References recommended for use with AD5424/33/45 DACs.

Table IV. Listing of some precision	n ADI Op Amps suitable	for use with AD5424/33/45 DACs.
-------------------------------------	------------------------	---------------------------------

Part #	Max Supply Voltage V	V _{os} (ma	x)µV I _B (max) nA	GBP MHz	Slew Rate V/µs	t _{SETTLE} with AD5445
OP97	±20	25	0.1	0.9	0.2	
OP1177	±18	60	2	1.3	0.7	
AD8551	±6	5	0.05	1.5	0.4	

Table V. Listing of some High Speed ADI Op Amps suitable for use with AD5424/33/45 DACs.

Part #	Max Supply Voltage V	BW @ A _{CL} MHz	Slew Rate V/µs	t _{SETTLE} with AD5445	V _{os} (max)µV	I _B (max) nA
AD8065	±12	145	180		1500	0.01
AD8021	±12	200	100		1000	1000
AD8038	±5	350	425		3000	0.75
AD9631	±5	320	1300		10000	7000

that can handle rail to rail signals, there is a large range of single supply amplifiers available from Analog Devices.

PARALLEL INTERFACE

Data is loaded to the AD5424/33/45 in the format of an 8/ 10 or 12 bit parallel word. Control lines \overline{CS} and R/\overline{W} allows data to be written to or read from the DAC register. A write event takes place when \overline{CS} and R/\overline{W} are brought low, data available on the data lines fills the shift register and the rising edge of \overline{CS} latches the data and transfers the latched data word to the DAC register. The DAC latches are not transparent, thus a write sequence must consist of a falling and rising edge on \overline{CS} to ensure data is loaded to the DAC register and it's analog equivalent reflected on the DAC output.

A read event takes place when R/\overline{W} is held high and \overline{CS} is brought low. Now data is loaded from the DAC register back to the input register and out onto the data line where it can be read back to the controller for verification or diagnostic purposes.

PCB LAYOUT AND POWER SUPPLY DECOUPLING

In any circuit where accuracy is important, careful consideration of the power supply and ground return layout helps to ensure the rated performance. The printed circuit board on which the AD5424/AD5433/AD5445 is mounted should be designed so that the analog and digital sections are separated, and cofined to certain areas of the board. If the DAC is in a system where multiple devices require an AGND-to-DGND connection, the connection should be made at one point only. The star ground point should be established as close as possible to the device.

These DACs should have ample supply bypassing of 10 μ F in parallel with 0.1 μ F on the supply located as close to the package as possible, ideally right up against the device. The 0.1 μ F capacitor should have low Effective Series Resistance (ESR) and Effective Series Inductance (ESI), like the common ceramic types that provide a low impedance path to ground at high frequencies, to handle transient currents due to internal logic switching. Low ESR 1 μ F to 10 μ F tantalum or electrolytic capacitors should also be applied at the supplies to minimize transient disturbance and filter out low frequency ripple.

Fast switching signals such as clocks should be shielded with digital ground to avoid radiating noise to other parts of the board, and should never be run near the reference inputs.

Avoid crossover of digital and analog signals. Traces on opposite sides of the board should run at right angles to each other. This reduces the effects of feedthrough through the board. A microstrip technique is by far the best, but not always possible with a doublesided board. In this technique, the component side of the board is dedicated to ground plane while signal traces are placed on the solder side.

It is good practice to employ compact, minimum lead length PCB layout design. Leads to the input should be as short as possible to minimize IR drops and stray inductance. The PCB metal traces between V_{REF} and R_{FB} should also be matched to minimize gain error. To maximize on high frequency performance, the I-to-V amplifier should be located as close to the device as possible.

EVALUATION BOARD FOR THE AD5424/AD5433/ AD5445 SERIES OF DACS

The board consists of a 12-Bit AD5445 and a current to voltage amplifer AD8065. Included on the evaluation board is a 4V reference ADR425. An external reference may also be applied via an SMB input.

The evaluation kit consists of a CD-ROM with self installing PC software to control the DAC. The software simply allows the user to write a code to the device.

OPERATING THE EVALUATION BOARD

Power Supplies

The board requires +/-12V, and +5V supplies. The +12 V $V_{\rm DD}$ and Vss are used to power the output amplifier, while the +5V is used to power the DAC ($V_{\rm DD1}$) and transceivers ($V_{\rm CC}$).

Both supplies are decoupled to their respective ground plane with $10\mu F$ tantalum and $0.1\mu F$ ceramic capacitors.

Link1 (LK1) is provided to allow selection between the on board reference (ADR425) or an external reference applied through J2.



Figure 11. Evaluation Board Schematic.



ad5445b1.pcb - Tue Jun 10 16:37:59 2003

Figure 12. Silkscreen

Name	Part Desc	Value	Tolerance	PCB Decal	Stock Code
C1,2,4,6,8	X7R Ceramic Capacitor	0.1uF	10%	0603	FEC 499-675
C10,12,13,15	X7R Ceramic Capacitor	0.1uF	10%	0603	FEC 499-675
C3,5,9,11,14	Tantalum Capacitor - Taj Series	10uF 20V	10%	CAP\TAJ_B	FEC 197-427
C17,19	X7R Ceramic Capacitor	0.1uF	10%	0603	FEC 499-675
C16,18,20	Tantalum Capacitor - Taj Series	10uF 10V	10%	CAP\TAJ_A	FEC 197-130
C 7	X7R Ceramic Capacitor	10pF	10%	0603	FEC 499-146
C S	TESTPOINT			TESTPOINT	FEC 240-345 (Pack)
DB0 -11	Red Testpoint			TESTPOINT	FEC 240-345 (Pack)
J1 - 4	SMB Socket			SMB	FEC 310-682
LK1	3 Pin Header (3x1)			LINK-3P-	FEC 511-717 & 150-411
P 1	36 Pin Centronics Connector			36WAY	FEC 147-753
P 2	6 Pin Terminal Block			CON\POWER	6 FEC 151-792
R1	0.063W Resistor			0603	Not Inserted
R2,3,4,5	0.063W Resistor	10k	1 %	0603	FEC 911-355
RW, TP1, TP2	2 Red Testpoint		TESTPOINT	FEC 240-345 (Pack)	
U 1	AD5445			TSSOP20	AD5445BRU
U 2 *	ADR425/ADR01/ADR02/ADR03		SO8NB	ADR425BR	
U 3 *	AD8065			SO8NB	AD8065AR
U4	74ABT543			TSSOP24	Fairchild 74ABT543CMTC
U5	74ABT543			TSSOP24	Fairchild 74ABT543CMTC
Each Corner	Rubber Stick-on Feet				FEC 148-922

*See section on Amplifier and Reference Selection

FEC - Farnell Electronic Components, Units 4 & 5 Gofton Court, Jamestown Road, Finglas, Dublin 11, Ireland. Tel. Int +353 (0)1 8309277 www.farnell.com

Part #	Resolution	#DACs	INL	ts	Interface	Package	Features
AD5403 ¹	8	2	±0.5	20ns	Parallel	CP-40	10 MHz BW, 10 ns CS Pulse Width, 4-
							Quadrant Multiplying Resistors
$AD5410^{1}$	8	1	±0.5	20ns	Serial	RU-16	10 MHz BW, 50 MHz Serial, 4- Quadrant
							Multiplying Resistors
AD5413 ¹	8	2	±0.5	20ns	Serial	RU-24	10 MHz BW, 50 MHz Serial, 4- Quadrant
							Multiplying Resistors
AD5424 ²	8	1	±0.5	20ns	Parallel	RU-16, CP-20	10 MHz BW, 10 ns \overline{CS} Pulse Width
AD5425 ²	8	1	±0.5	20ns	Serial	RM-10	Byte Load,10 MHz BW, 50 MHz Serial
$AD5426^2$	8	1	±0.5	20ns	Serial	RM-10	10 MHz BW, 50 MHz Serial
AD5428 ²	8	2	±0.5	20ns	Parallel	RU-20	10 MHz BW, 10 ns \overline{CS} Pulse Width
AD5429 ²	8	2	±0.5	20ns	Serial	RU-10	10 MHz BW, 50 MHz Serial
$AD5450^2$	8	1	±0.25	40ns	Serial	RJ-8	10 MHz BW, 50 MHz Serial
$AD5404^{1}$	10	2	±1	25ns	Parallel	CP-40	10 MHz BW, 10 ns CS Pulse Width, 4-
							Quadrant Multiplying Resistors
$AD5411^{1}$	10	1	±1	25ns	Serial	RU-16	10 MHz BW, 50 MHz Serial, 4- Quadrant
							Multiplying Resistors
$AD5414^{1}$	10	2	±1	25ns	Serial	RU-24	10 MHz BW, 50 MHz Serial, 4- Quadrant
							Multiplying Resistors
$AD5432^2$	10	1	±1	25ns	Serial	RM-10	10 MHz BW, 50 MHz Serial
$AD5433^{2}$	10	1	±1	25ns	Parallel	RU-20, CP-20	
$AD5439^{2}$	10	2	±1	25ns	Serial	RU-16	10 MHz BW, 50 MHz Serial
$AD5440^{2}$	10	2	±1	25ns	Parallel	RU-24	10 MHz BW, 10 ns \overline{CS} Pulse Width
AD5451 ²	10	1	±0.25	40ns	Serial	RJ-8	10 MHz BW, 50 MHz Serial
$AD5405^2$	12	2	±2	30ns	Parallel	CP-40	10 MHz BW, 10 ns \overline{CS} Pulse Width, 4-
							Quadrant Multiplying Resistors
$AD5412^{1}$	12	1	±2	30ns	Serial	RU-16	10 MHz BW, 50 MHz Serial, 4- Quadrant
							Multiplying Resistors
AD5415 ²	12	2	±2	30ns	Serial	RU-24	10 MHz BW, 50 MHz Serial, 4- Quadrant
							Multiplying Resistors
AD5443 ²	12	1	±2	30ns	Serial	RM-10	10 MHz BW, 50 MHz Serial
AD5445 ²	12	1	±2	30ns	Parallel	RU-20, CP-20	
AD5447 ²	12	2	±2	30ns	Parallel	RU-24	10 MHz BW, 10 ns \overline{CS} Pulse Width
AD5449 ²	12	2	±2	30ns	Serial	RU-16	10 MHz BW, 10 ns \overline{CS} Pulse Width
AD5452 ²	12	1	±0.5	40ns	Serial	RJ-8, RM-8	10 MHz BW, 50 MHz Serial
AD5453 ²	14	1	±2	40ns	Serial	RJ-8, RM-8	10 MHz BW, 50 MHz Serial

Overview of AD54xx devices

¹Future parts, contact factory for availability ²In development, contact factory for availability

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

20 Lead CSP (CP-20)

