

### Low Cost, Low Power, True RMS-to-DC Converter

**AD736** 

#### **FEATURES**

Computes:

True RMS Value Average Rectified Value Absolute Value

#### **Provides:**

200 mV Full-Scale Input Range (Larger Inputs with Input Attenuator) High Input Impedance of 10<sup>12</sup> V Low Input Bias Current: 25 pA Max

High Accuracy:  $\pm 0.3~mV~\pm 0.3\%$  of Reading


RMS Conversion with Signal Crest Factors Up to 5 Wide Power Supply Range: +2.8 V, -3.2 V to ±16.5 V

Low Power: 200 mA Max Supply Current

**Buffered Voltage Output** 

No External Trims Needed for Specified Accuracy AD737—An Unbuffered Voltage Output Version with Chip Power Down also Available

#### FUNCTIONAL BLOCK DIAGRAM



#### **GENERAL DESCRIPTION**

The AD736 is a low power, precision, monolithic true rms-to-dc converter. It is laser trimmed to provide a maximum error of  $\pm 0.3$  mV  $\pm 0.3\%$  of reading with sine wave inputs. Furthermore, it maintains high accuracy while measuring a wide range of input waveforms, including variable duty cycle pulses and triac (phase) controlled sine waves. The low cost and small physical size of this converter make it suitable for upgrading the performance of non-rms precision rectifiers in many applications. Compared to these circuits, the AD736 offers higher accuracy at equal or lower cost.

The AD736 can compute the rms value of both ac and dc input voltages. It can also be operated ac-coupled by adding one external capacitor. In this mode, the AD736 can resolve input signal levels of  $100~\mu V$  rms or less, despite variations in temperature or supply voltage. High accuracy is also maintained for input waveforms with crest factors of 1 to 3. In addition, crest factors as high as 5 can be measured (while introducing only 2.5% additional error) at the 200 mV full-scale input level.

The AD736 has its own output buffer amplifier, thereby providing a great deal of design flexibility. Requiring only 200  $\mu$ A of power supply current, the AD736 is optimized for use in portable multimeters and other battery-powered applications.

The AD736 allows the choice of two signal input terminals: a high impedance FET input  $(10^{12}~\Omega)$  that directly interfaces with high Z input attenuators and a low impedance input  $(8~k\Omega)$ 

that allows the measurement of 300 mV input levels while operating from the minimum power supply voltage of +2.8 V, -3.2 V. The two inputs may be used either single-ended or differentially.

The AD736 has a 1% reading error bandwidth that exceeds 10 kHz for the input amplitudes from 20 mV rms to 200 mV rms while consuming only 1 mW.

The AD736 is available in four performance grades. The AD736J and AD736K grades are rated over the commercial temperature ranges of  $0^{\circ}$ C to  $+70^{\circ}$ C and  $-20^{\circ}$ C to  $+85^{\circ}$ C. The AD736A and AD736B grades are rated over the industrial temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C.

The AD736 is available in three low cost, 8-lead packages: PDIP, SOIC, and CERDIP.

#### **PRODUCT HIGHLIGHTS**

- 1. The AD736 is capable of computing the average rectified value, absolute value, or true rms value of various input signals.
- 2. Only one external component, an averaging capacitor, is required for the AD736 to perform true rms measurement.
- 3. The low power consumption of 1 mW makes the AD736 suitable for many battery-powered applications.
- 4. A high input impedance of  $10^{12}\,\Omega$  eliminates the need for an external buffer when interfacing with input attenuators.
- 5. A low impedance input is available for those applications requiring an up to 300 mV rms input signal operating from low power supply voltages.

#### REV. E

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

 $\begin{tabular}{ll} AD736-SPECIFICATIONS & (@ 25^\circ C \pm 5 \ V \ supplies, ac-coupled with 1 \ kHz \ sine \ wave input applied, unless otherwise noted.) \\ \end{tabular}$ 

		AD736J/AD736A		AD736K/AD736B				
Parameter	Conditions	Min	Тур	Max	Min	Тур	Max	Unit
TRANSFER FUNCTION		$V_{OUT} = \sqrt{Avg(V_{IN}^{2})}$		$V_{OUT}$ :	$V_{OUT} = \sqrt{Avg(V_{IN}^{2})}$			
CONVERSION ACCURACY Total Error, Internal Trim <sup>1</sup> All Grades	1 kHz Sine Wave AC-Coupled Using C <sub>C</sub> 0 mV rms-200 mV rms 200 mV-1 V rms		0.3/0.3 -1.2	0.5/0.5 ±2.0		0.2/0.2 -1.2	0.3/0.3 ±2.0	±mV/±% of Reading % of Reading
$T_{ m MIN}$ to $T_{ m MAX}$ A and B Grades J and K Grades vs. Supply Voltage	@ 200 mV rms @ 200 mV rms		<b>0.7/0.7</b> 0.007			0.007	0.5/0.5	±mV/±% of Reading ±% of Reading/°C
@ 200 mV rms Input @ 200 mV rms Input DC Reversal Error,	$V_S = \pm 5 \text{ V to } \pm 16.5 \text{ V}$ $V_S = \pm 5 \text{ V to } \pm 3 \text{ V}$	0	+0.06 -0.18	+0.1 -0.3	0	+0.06 -0.18	+0.1 -0.3	%/V %/V
DC-Coupled Nonlinearity <sup>2</sup> , 0 mV–200 mV Total Error, External Trim	@ 600 mV dc @ 100 mV rms 0 mV rms–200 mV rms	0	1.3 0.25 0.1/0.5	2.5 <b>0.35</b>	0 0.1/	1.3 0.25 (0.3	2.5 <b>0.35</b>	% of Reading % of Reading ±mV/±% of Reading
ERROR VERSUS CREST FACTOR <sup>3</sup> Crest Factor 1 to 3 Crest Factor = 5	$C_{AV}, C_{F} = 100 \mu F$ $C_{AV}, C_{F} = 100 \mu F$		0.7 2.5			0.7 2.5		% Additional Error % Additional Error
INPUT CHARACTERISTICS High Impedance Input (Pin 2) Signal Range Continuous rms Level Continuous rms Level Peak Transient Input Peak Transient Input Peak Transient Input Input Resistance Input Bias Current	$V_S = +2.8 \text{ V}, -3.2 \text{ V}$ $V_S = \pm 5 \text{ V to } \pm 16.5 \text{ V}$ $V_S = +2.8 \text{ V}, -3.2 \text{ V}$ $V_S = \pm 5 \text{ V}$ $V_S = \pm 16.5 \text{ V}$ $V_S = \pm 3 \text{ V to } \pm 16.5 \text{ V}$	±0.9 ±4.0	±2.7 10 <sup>12</sup> 1	200 1	±0.9 ±4.0	±2.7 10 <sup>12</sup> 1	200 1	mV rms V rms V V V V Ω pA
Low Impedance Input (Pin 1) Signal Range Continuous rms Level Continuous rms Level Peak Transient Input Peak Transient Input Peak Transient Input Input Resistance Maximum Continuous Nondestructive Input	$V_S = +2.8 \text{ V}, -3.2 \text{ V}$ $V_S = \pm 5 \text{ V} \text{ to } \pm 16.5 \text{ V}$ $V_S = +2.8 \text{ V}, -3.2 \text{ V}$ $V_S = \pm 5 \text{ V}$ $V_S = \pm 16.5 \text{ V}$ All Supply Voltages	6.4	±1.7 ±3.8 ±11 8	300 1 9.6 ±12	6.4	±1.7 ±3.8 ±11 8	300 1 9.6 ±12	mV rms V rms V V V V kΩ V p-p
Input Offset Voltage <sup>4</sup> J and K Grades A and B Grades vs. Temperature vs. Supply vs. Supply	AC-Coupled $V_S = \pm 5 \text{ V to } \pm 16.5 \text{ V}$ $V_S = \pm 5 \text{ V to } \pm 3 \text{ V}$		8 50 80	±3 ±3 30 150		8 50 80	±3 ±3 30 150	mV mV μV/°C μV/V μV/V

-2-REV. E

		AD736J/AD736A			AD736K/AD736B				
Parameter	Conditions	Min	Typ	Max	Min	Typ	Max	Unit	
OUTPUT CHARACTERISTICS									
Output Offset Voltage									
J and K Grades			±0.1	±0.5		±0.1	±0.3	mV	
A and B Grades				±0.5			±0.3	mV	
vs.Temperature			1	20		1	20	μV/°C	
vs. Supply	$V_S = \pm 5 \text{ V to } \pm 16.5 \text{ V}$		50	130		50	130	μV/V	
	$V_{S} = \pm 5 \text{ V to } \pm 3 \text{ V}$		50			50		μV/V	
Output Voltage Swing									
$2 \text{ k}\Omega$ Load	$V_S = +2.8 \text{ V}, -3.2 \text{ V}$	0 to 1.6	1.7		0 to 1.6	1.7		V	
2 kΩ Load	$V_S = \pm 5 \text{ V}$	0 to 3.6	3.8		0 to 3.6	3.8		V	
2 kΩ Load	$V_S = \pm 16.5 \text{ V}$	0 to 4	5		0 to 4	5		V	
No Load	$V_S = \pm 16.5 \text{ V}$	0 to 4	12		0 to 4	12		V	
Output Current		2			2			mA	
Short-Circuit Current			3			3		mA	
Output Resistance	@ dc		0.2			0.2		Ω	
FREQUENCY RESPONSE									
High Impedance Input (Pin 2)									
For 1% Additional Error	Sine Wave Input								
$V_{IN} = 1 \text{ mV rms}$	ome wave imput		1			1		kHz	
$V_{IN} = 10 \text{ mV rms}$			6			6		kHz	
$V_{IN} = 100 \text{ mV rms}$			37			37		kHz	
$V_{IN} = 200 \text{ mV rms}$			33			33		kHz	
±3 dB Bandwidth	Sine Wave Input		33			33			
$V_{IN} = 1 \text{ mV rms}$	1		5			5		kHz	
$V_{IN} = 10 \text{ mV rms}$			55			55		kHz	
$V_{IN} = 100 \text{ mV rms}$			170			170		kHz	
$V_{IN} = 200 \text{ mV rms}$			190			190		kHz	
FREQUENCY RESPONSE									
Low Impedance Input (Pin 1)									
For 1% Additional Error	Sine Wave Input								
$V_{IN} = 1 \text{ mV rms}$	Sine wave input		1			1		kHz	
$V_{IN} = 1 \text{ mV rms}$ $V_{IN} = 10 \text{ mV rms}$			6			6		kHz	
$V_{IN} = 100 \text{ mV rms}$ $V_{IN} = 100 \text{ mV rms}$			90			90		kHz	
$V_{IN} = 100 \text{ mV rms}$ $V_{IN} = 200 \text{ mV rms}$			90			90		kHz	
±3 dB Bandwidth	Sine Wave Input		90			90		KIIZ	
$V_{IN} = 1 \text{ mV rms}$	Sine wave input		5			5		kHz	
$V_{IN} = 1 \text{ mV rms}$ $V_{IN} = 10 \text{ mV rms}$			55 55			55		kHz	
$V_{IN} = 100 \text{ mV rms}$ $V_{IN} = 100 \text{ mV rms}$			350			350		kHz	
$V_{IN} = 200 \text{ mV rms}$			460			460		kHz	
POWER SUPPLY		1000	2 +5	±16.5	100 0	0.45	±16.5	77	
Operating Voltage Range	7 0:1	+2.8, -3.		±16.5	+2.8, -3.		±16.5	V	
Quiescent Current	Zero Signal		160	200		160	200	μΑ	
200 mV rms, No Load	Sine Wave Input		230	270		230	270	μΑ	
TEMPERATURE RANGE									
Operating, Rated Performance									
Extended Commercial									
$(-20^{\circ}\text{C to } +85^{\circ}\text{C})$			AD736	JR		AD736	6KR		
Commercial (0°C to 70°C)			AD736	JN		AD736	6KN		
Industrial (-40°C to +85°C)			AD736	A		AD736	6B		

#### NOTES

REV. E -3-

 $<sup>^{\</sup>rm l}$  Accuracy is specified with the AD736 connected as shown in Figure 1 with capacitor C  $_{\rm C}$ 

<sup>&</sup>lt;sup>2</sup>Nonlinearity is defined as the maximum deviation (in percent error) from a straight line connecting the readings at 0 mV rms and 200 mV rms. Output offset voltage is adjusted to zero.

 $<sup>^{3}</sup>$ Error versus crest factor is specified as additional error for a 200 mV rms signal. Crest factor =  $V_{PEAK}/V$  rms.

<sup>&</sup>lt;sup>4</sup>DC offset does not limit ac resolution.

Specifications are subject to change without notice.

Specifications shown in **boldface** are tested on all production units at final electrical test.

Results from those tests are used to calculate outgoing quality levels.

#### ABSOLUTE MAXIMUM RATINGS1

Supply Voltage
Internal Power Dissipation <sup>2</sup> 200 mW
Input Voltage
Output Short-Circuit Duration Indefinite
Differential Input Voltage $\dots + V_S$ and $-V_S$
Storage Temperature Range (Q)65°C to +150°C
Storage Temperature Range (N, R)65°C to +125°C
Lead Temperature Range (Soldering 60 sec) 300°C
ESD Rating


#### NOTES

<sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $^2$ 8-Lead PDIP Package:  $\theta_{\rm JA}$  = 165°C/W 8-Lead CERDIP Package:  $\theta_{\rm JA}$  = 110°C/W 8-Lead SOIC Package:  $\theta_{\rm JA}$  = 155°C/W

#### PIN CONFIGURATION

8-Lead PDIP (N-8), 8-Lead SOIC (RN-8), 8-Lead CERDIP (Q-8)



#### **ORDERING GUIDE**

Temperature Range	Package Description	Package Option
0°C to +70°C	PDIP	N-8
0°C to +70°C	PDIP	N-8
−20°C to +85°C	SOIC	R-8
−20°C to +85°C	SOIC	R-8
−40°C to +85°C	CERDIP	Q-8
-40°C to $+85$ °C	CERDIP	Q-8
−20°C to +85°C	SOIC	R-8
−20°C to +85°C	SOIC	R-8
−20°C to +85°C	SOIC	R-8
−20°C to +85°C	SOIC	R-8
	Range  0°C to +70°C  0°C to +70°C  -20°C to +85°C  -20°C to +85°C  -40°C to +85°C  -20°C to +85°C  -20°C to +85°C  -20°C to +85°C  -20°C to +85°C	Range         Description           0°C to +70°C         PDIP           0°C to +70°C         PDIP           -20°C to +85°C         SOIC           -20°C to +85°C         SOIC           -40°C to +85°C         CERDIP           -20°C to +85°C         SOIC           -20°C to +85°C         SOIC           -20°C to +85°C         SOIC           -20°C to +85°C         SOIC           -20°C to +85°C         SOIC


#### CAUTION \_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD736 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




–4– REV. E


### **Typical Performance Characteristics—AD736**




TPC 1. Additional Error vs. Supply Voltage




TPC 2. Maximum Input Level vs. Supply Voltage




TPC 3. Peak Buffer Output vs. Supply Voltage




TPC 4. Frequency Response Driving Pin 1




TPC 5. Frequency Response Driving Pin 2




TPC 6. Additional Error vs. Crest Factor vs.  $C_{AV}$ 



TPC 7. Additional Error vs. Temperature




TPC 8. DC Supply Current vs. rms Input Level




TPC 9. -3 dB Frequency vs. rms Input Level (Pin 2)


REV. E –5–




TPC 10. Error vs. rms Input Voltage (Pin 2), Output Buffer Offset Is Adjusted to Zero




TPC 11.  $C_{AV}$  vs. Frequency for Specified Averaging Error




TPC 12. rms Input Level vs. Frequency for Specified Averaging Error



TPC 13. Pin 2 Input Bias Current vs. Supply Voltage



TPC 14. Settling Time vs. rms Input Level for Various Values of  $C_{AV}$ 



TPC 15. Pin 2 Input Bias Current vs. Temperature

-6- REV. E

#### **CALCULATING SETTLING TIME USING TPC 14**

TPC 14 may be used to closely approximate the time required for the AD736 to settle when its input level is reduced in amplitude. The net time required for the rms converter to settle is the difference between two times extracted from the graph—the initial time minus the final settling time. As an example, consider the following conditions: a 33  $\mu F$  averaging capacitor, an initial rms input level of 100 mV, and a final (reduced) input level of 1 mV. From TPC 14, the initial settling time (where the 100 mV line intersects the 33  $\mu F$  line) is approximately 80 ms.

The settling time corresponding to the new or final input level of 1 mV is approximately 8 seconds. Therefore, the net time for the circuit to settle to its new value is 8 seconds minus 80 ms, which is 7.92 seconds. Note that because of the smooth decay characteristic inherent with a capacitor/diode combination, this is the total settling time to the final value (i.e., not the settling time to 1%, 0.1%, and so on, of the final value). Also, this graph provides the worst-case settling time, since the AD736 settles very quickly with increasing input levels.

#### TYPES OF AC MEASUREMENT

The AD736 is capable of measuring ac signals by operating as either an average responding or a true rms-to-dc converter. As its name implies, an average responding converter computes the average absolute value of an ac (or ac and dc) voltage or current by full wave rectifying and low-pass filtering the input signal; this approximates the average. The resulting output, a dc average level, is then scaled by adding (or reducing) gain; this scale factor converts the dc average reading to an rms equivalent value for

the waveform being measured. For example, the average absolute value of a sine wave voltage is 0.636 that of  $V_{PEAK}$ ; the corresponding rms value is 0.707 times  $V_{PEAK}$ . Therefore, for sine wave voltages, the required scale factor is 1.11 (0.707 divided by 0.636).

In contrast to measuring the average value, true rms measurement is a universal language among waveforms, allowing the magnitudes of all types of voltage (or current) waveforms to be compared to one another and to dc. RMS is a direct measure of the power or heating value of an ac voltage compared to that of a dc voltage; an ac signal of 1 V rms produces the same amount of heat in a resistor as a 1 V dc signal.

Mathematically, the rms value of a voltage is defined (using a simplified equation) as

$$V rms = \sqrt{Avg(V^2)}$$

This involves squaring the signal, taking the average, and then obtaining the square root. True rms converters are smart rectifiers; they provide an accurate rms reading regardless of the type of waveform being measured. However, average responding converters can exhibit very high errors when their input signals deviate from their precalibrated waveform; the magnitude of the error depends on the type of waveform being measured. As an example, if an average responding converter is calibrated to measure the rms value of sine wave voltages and then is used to measure either symmetrical square waves or dc voltages, the converter will have a computational error 11% (of reading) higher than the true rms value (see Table I).

Table I. Error Introduced by an Average Responding Circuit When Measuring Common Waveforms

Waveform Type 1 V Peak Amplitude	Crest Factor (V <sub>PEAK</sub> /V rms)	True rms Value	Average Responding Circuit Calibrated to Read rms Value of Sine Waves Will Read	% of Reading Error Using Average Responding Circuit
Undistorted Sine Wave	1.414	0.707 V	0.707 V	0
Symmetrical Square Wave	1.00	1.00 V	1.11 V	11.0
Undistorted Triangle Wave	1.73	0.577 V	0.555 V	-3.8
Gaussian Noise				
(98% of Peaks <1 V)	3	0.333 V	0.295 V	-11.4
Rectangular	2	0.5 V	0.278 V	-44
Pulse Train	10	0.1 V	0.011 V	-89
SCR Waveforms				
50% Duty Cycle	2	0.495 V	0.354 V	-28
25% Duty Cycle	4.7	0.212 V	0.150 V	-30

REV. E -7-

#### **AD736 THEORY OF OPERATION**

As shown by Figure 1, the AD736 has five functional subsections: the input amplifier, full-wave rectifier, rms core, output amplifier, and bias section. The FET input amplifier allows both a high impedance, buffered input (Pin 2) and a low impedance, wide-dynamic-range input (Pin 1). The high impedance input, with its low input bias current, is well suited for use with high impedance input attenuators.

The output of the input amplifier drives a full-wave precision rectifier, which in turn, drives the rms core. It is in the core that the essential rms operations of squaring, averaging, and square rooting are performed, using an external averaging capacitor,  $C_{AV}$ . Without  $C_{AV}$ , the rectified input signal travels through the core unprocessed, as is done with the average responding connection (Figure 2).

A final subsection, an output amplifier, buffers the output from the core and also allows optional low-pass filtering to be performed via the external capacitor,  $C_F$ , connected across the feedback path of the amplifier. In the average responding connection, this is where all of the averaging is carried out. In the rms circuit, this additional filtering stage helps reduce any output ripple that was not removed by the averaging capacitor,  $C_{AV}$ .




Figure 1. AD736 True rms Circuit

### RMS MEASUREMENT—CHOOSING THE OPTIMUM VALUE FOR $C_{AV}$

Since the external averaging capacitor,  $C_{AV}$ , holds the rectified input signal during rms computation, its value directly affects the accuracy of the rms measurement, especially at low frequencies. Furthermore, because the averaging capacitor appears across a diode in the rms core, the averaging time constant increases exponentially as the input signal is reduced. This means that as the input level decreases, errors due to nonideal averaging decrease while the time it takes for the circuit to settle to the new rms level increases. Therefore, lower input levels allow the circuit to perform better (due to increased averaging) but increase the waiting time between measurements. Obviously, when selecting  $C_{AV}$ , a trade-off between computational accuracy and settling time is required.




Figure 2. AD736 Average Responding Circuit

### RAPID SETTLING TIMES VIA THE AVERAGE RESPONDING CONNECTION

Because the average responding connection shown in Figure 2 does not use the  $C_{AV}$  averaging capacitor, its settling time does not vary with input signal level; it is determined solely by the RC time constant of  $C_F$  and the internal 8  $k\Omega$  resistor in the output amplifier's feedback path.

–8– REV. E

#### DC ERROR, OUTPUT RIPPLE, AND AVERAGING ERROR

Figure 3 shows the typical output waveform of the AD736 with a sine wave input applied. As with all real-world devices, the ideal output of  $V_{\rm OUT} = V_{\rm IN}$  is never exactly achieved; instead, the output contains both a dc and an ac error component.




Figure 3. Output Waveform for Sine Wave Input Voltage

As shown, the dc error is the difference between the average of the output signal (when all the ripple in the output has been removed by external filtering) and the ideal dc output. The dc error component is therefore set solely by the value of the averaging capacitor used—no amount of post filtering (i.e., using a very large  $C_F$ ) will allow the output voltage to equal its ideal value. The ac error component, an output ripple, may be easily removed by using a large enough post filtering capacitor,  $C_F$ .

In most cases, the combined magnitudes of both the dc and ac error components need to be considered when selecting appropriate values for capacitors  $C_{\rm AV}$  and  $C_{\rm F}$ . This combined error, representing the maximum uncertainty of the measurement, is termed the averaging error and is equal to the peak value of the output ripple plus the dc error.

As the input frequency increases, both error components decrease rapidly; if the input frequency doubles, the dc error and ripple reduce to one quarter and one half of their original values, respectively, and rapidly become insignificant.

#### AC MEASUREMENT ACCURACY AND CREST FACTOR

The crest factor of the input waveform is often overlooked when determining the accuracy of an ac measurement. Crest factor is defined as the ratio of the peak signal amplitude to the rms amplitude (crest factor =  $V_{PEAK}/V$  rms). Many common waveforms, such as sine and triangle waves, have relatively low crest factors ( $\leq$ 2). Other waveforms, such as low duty cycle pulse trains and SCR waveforms, have high crest factors. These types of waveforms require a long averaging time constant (to average out the long time periods between pulses). TPC 6 shows the additional error versus the crest factor of the AD736 for various values of  $C_{AV}$ .

# SELECTING PRACTICAL VALUES FOR INPUT COUPLING ( $C_C$ ), AVERAGING ( $C_{AV}$ ), AND FILTERING ( $C_F$ ) CAPACITORS

Table II provides practical values of  $C_{AV}$  and  $C_F$  for several common applications.

The input coupling capacitor,  $C_C$ , in conjunction with the 8 k $\Omega$  internal input scaling resistor, determines the -3 dB low frequency rolloff. This frequency,  $F_L$ , is equal to

$$F_L = \frac{1}{2\pi (8,000) (The Value of C_C in Farads)}$$

Note that at  $F_L$ , the amplitude error is approximately -30% (-3 dB) of reading. To reduce this error to 0.5% of reading, choose a value of  $C_C$  that sets  $F_L$  at one tenth of the lowest frequency to be measured.

In addition, if the input voltage has more than 100 mV of dc offset, then the ac coupling network shown in Figure 6 should be used in addition to capacitor  $C_C$ .

Table II.	AD737 (	Capacitor	Selection	Chart
-----------	---------	-----------	-----------	-------

Application	RMS Input Level	Low Frequency Cutoff (-3 dB)	Max Crest Factor	C <sub>AV</sub>	$C_{\mathrm{F}}$	Settling Time* to 1%
General-Purpose	0 V-1 V	20 Hz	5	150 μF	10 μF	360 ms
rms Computation		200 Hz	5	15 μF	1 μF	36 ms
•	0 mV-200 mV	20 Hz	5	33 μF	10 μF	360 ms
		200 Hz	5	3.3 μF	1 μF	36 ms
General-Purpose	0 V-1 V	20 Hz		None	33 μF	1.2 sec
Average		200 Hz		None	3.3 μF	120 ms
Responding	0 mV-200 mV	20 Hz		None	33 μF	1.2 sec
		200 Hz		None	3.3 μF	120 ms
SCR Waveform	0 mV-200 mV	50 Hz	5	100 μF	33 μF	1.2 sec
Measurement		60 Hz	5	82 μF	27 μF	1.0 sec
	0 mV-100 mV	50 Hz	5	50 μF	33 μF	1.2 sec
		60 Hz	5	47 μF	27 μF	1.0 sec
Audio Applications						
Speech	0 mV-200 mV	300 Hz	3	1.5 μF	0.5 μF	18 ms
Music	0 mV-100 mV	20 Hz	10	100 μF	68 μF	2.4 sec

<sup>\*</sup>Settling time is specified over the stated rms input level with the input signal increasing from zero. Settling times are greater for decreasing amplitude input signals.

REV. E –9–

### **Application Circuits**




Figure 4. AD736 with a High Impedance Input Attenuator




Figure 5. Differential Input Connection

–10– REV. E




Figure 6. External Output  $V_{OS}$  Adjustment




Figure 7. Battery-Powered Option




Figure 8. Low Z, AC-Coupled Input Connection


REV. E -11-

#### **OUTLINE DIMENSIONS**

### 8-Lead Standard Small Outline Package [SOIC] Narrow Body

(R-8)

Dimensions shown in millimeters and (inches)




COMPLIANT TO JEDEC STANDARDS MS-012AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

#### 8-Lead Ceramic Dual In-Line Package [CERDIP]

(Q-8)


Dimensions shown in inches and (millimeters)



CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETERS DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

## 8-Lead Plastic Dual In-Line Package [PDIP] (N-8)

Dimensions shown in inches and (millimeters)



#### COMPLIANT TO JEDEC STANDARDS MO-095AA

CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

### **Revision History**

Location	Page
4/03—Data Sheet changed from REV. D to REV. E.	
Changes to GENERAL DESCRIPTION	
Changes to SPECIFICATIONS	3
Changes to ABSOLUTE MAXIMUM RATINGS	4
Changes to ORDERING GUIDE	4
11/02—Data Sheet changed from REV. C to REV. D.	
Changes to FUNCTIONAL BLOCK DIAGRAM	
Changes to PIN CONFIGURATION	3
Figure 1 Replaced	6
Changes to Figure 2	
Changes to Application Circuits Figures 4 to 8	8
OUTLINE DIMENSIONS updated	8