

Octal, 13-Bit Voltage-Output DAC with Parallel Interface

AD7838

FEATURES

Eight 13-Bit DACs in One Package Full 13-Bit Performance without Adjustments Buffered Voltage Outputs Offset Adjust for Each DAC Pair ± 5 V Supply Operation Unipolar or Bipolar Output Swing to ± 4.5 V Output Settling to 1/2 LSB in 5 μ s Double Buffered Digital Inputs Microprocessor and TTL/CMOS Compatible Asynchronous Load Facility using LDAC Inputs Clear Function to User-Defined Voltage Power-On-Reset, Outputs Power Up at DUTGND 44-Lead PLCC Package Pin Compatible with MAX547

APPLICATIONS

Process Control Automatic Test Equipment General Purpose Instrumentation Digital Offset and Gain Adjustment Arbitrary Function Generators Avionics Equipment

GENERAL DESCRIPTION

The AD7838 contains eight 13-bit, voltage-output digital-toanalog converters (DACs). The output voltages are provided through on-chip precision output amplifiers into which an external offset voltage can be inserted via the DUTGND pins. The AD7838 operates from $a \pm 5 V \pm 5\%$ supply. Bipolar output voltages with up to $\pm 4.5 V$ voltage swing can be achieved with no external components. The AD7838 has four separate reference inputs; each is connected to two DACs, providing different scale output voltages for every DAC pair.

The AD7838 features double-buffered interface logic with a 13bit parallel data bus. Each DAC has an input latch and a DAC latch. Data in the DAC latch sets the output voltage. The eight input latches are addressed with three address lines. Data is loaded to the input latch with a single write instruction. An asynchronous \overline{LDAC} input transfers data from the input latch to the DAC latch. The four \overline{LDAC} inputs each control two DACs, and all DAC latches can be updated simultaneously by asserting

FUNCTIONAL BLOCK DIAGRAM



all $\overline{\text{LDAC}}$ pins. An asynchronous clear input resets the output of all eight DACs to the relevant DUTGND. Asserting $\overline{\text{CLR}}$ resets both the DAC and the input latch to bipolar zero (1000 Hex). On power-up, reset circuitry performs the same function as $\overline{\text{CLR}}$. All logic inputs are TTL/CMOS compatible.

The AD7838 is available in a 44-lead PLCC package.

REV.0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700 World Wide Web Site: http://www.analog.com Fax: 617/326-8703 © Analog Devices, Inc., 1997 AD7838–SPECIFICATIONS

(V_{DD} = +5 V; V_{SS} = -5 V; DUTGNDXX = GND = 0 V; R _L = 10 k Ω and C _L = 50 pF to GND,
$T_A^1 = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}$ C.)

Parameter	B	Units	Test Conditions/Comments
ACCURACY Resolution Relative Accuracy Differential Nonlinearity Bipolar Zero-Code Error Gain Error V _{DD} Power Supply Rejection ² V _{SS} Power Supply Rejection ²	$ \begin{array}{c} 13 \\ \pm 2 \\ \pm 1 \\ \pm 20 \\ \pm 8 \\ \pm 0.0025 \\ \pm 0.0025 \end{array} $	Bits LSB max LSB max LSB max LSB max %/% max %/% max	$\begin{array}{c} Typically \pm 0.5 \ \text{LSB} \\ \text{Guaranteed Monotonic Over Temperature} \\ Typically \pm 5 \ \text{LSB} \\ Typically \pm 1 \ \text{LSB} \\ \Delta Gain / \Delta V_{\text{DD}} \\ \Delta Gain / \Delta V_{\text{SS}} \end{array}$
Load Regulation REFERENCE INPUTS ^{3, 4}	0.3	LSB typ	$R_L = Unloaded to 10 k\Omega$
Input Impedance	DUTGND V _{DD} 5	V min V max kΩ min	
OUTPUT CHARACTERISTICS Maximum Output Voltage Minimum Output Voltage	$\begin{array}{c} V_{DD} - 0.5 \\ V_{SS} + 0.5 \end{array}$	V max V min	
DYNAMIC PERFORMANCE Voltage Output Slew Rate Output Settling Time Digital Feedthrough Digital Crosstalk	3 5 5 5 5	V/µs typ µs typ nV-s typ nV-s typ	Settling to 0.5 LSB of Full Scale ⁵
DIGITAL INPUTS V_{INH} , Input High Voltage V_{INL} , Input Low Voltage I_{INH} , Input Current C_{IN} , Input Capacitance ⁶	2.4 0.8 ±1 10	V min V max µA max pF max	$V_{\rm IN} = 0 \ V \ or \ V_{\rm DD}$
POWER REQUIREMENTS V _{DD} V _{SS} I _{DD} I _{SS}	$5 \\ -5 \\ 44 \\ 40$	V nom V nom mA max mA max	±5% for Specified Performance ±5% for Specified Performance Typically 14 mA Typically 11 mA

NOTES ¹Temperature Range for B Version: -40°C to +85°C. ²PSRR is tested by changing the respective supply voltage by ±5%. ³For best performance, REFxx should be greater than DUTGNDxx by 2 V and less than V_{DD} - 0.6 V. The device operates with reference inputs outside this range, but performance may degrade. ⁴Reference input resistance is code dependent. ⁵Typical settling time with 1000 pF capacitive load is 10 μs. ⁶Guaranteed by design, not production tested. Spaceifications enheat to choose without notice

Specifications subject to change without notice.

TIMING SPECIFICATIONS¹ ($v_{DD} = +5 v$; $v_{SS} = -5 v$; dutgnd = gnd = 0 v, refxx = 4.096 v)

Parameter	Limit at T _{MIN} , T _{MAX}	Units	Description	
t ₁	10	ns min	Address Valid to \overline{WR} Setup Time	
t ₂	0	ns min	Address Valid to \overline{WR} Hold Time	
t ₃	50	ns min	CS Pulse Width	
t ₄	50	ns min	WR Pulse Width	
t ₅	0	ns min	$\overline{\text{CS}}$ to $\overline{\text{WR}}$ Setup Time	
t ₆	0	ns min	$\overline{\text{CS}}$ to $\overline{\text{WR}}$ Hold Time	
t ₇	50	ns min	Data Valid to WR Setup Time	
t ₈	0	ns min	Data Valid to \overline{WR} Hold Time	
t ₉	5	μs typ	Output Settling Time	
t ₁₀	100	ns min	CLR Pulse Width	
t ₁₁	50	ns min	LDAC Pulse Width	

NOTES

¹All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V. Timing applies for all grades of the part. ²Rise and fall times should be no longer than 50 ns.

Specifications subject to change without notice.



Figure 1. Timing Diagram

AD7838

ABSOLUTE MAXIMUM RATINGS^{1, 2}

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$

V_{DD} to GND
$V_{\rm SS}$ to GND
Digital Inputs to GND0.3 V to V _{DD} +0.3 V
REFxx
DUTGNDxx V_{SS} – 0.3 to V_{DD} +0.3
V_{OUT} V_{DD} to V_{SS}
Max Current Into REFxx Pin ±10 mA
Max Current Into Any Other Signal Pin ±50 mA
Operating Temperature Range
Industrial (B Version)40°C to +85°C

Storage Temperature Range	. −65°C to +150°C
Junction Temperature	$\dots \dots + 150^{\circ}C$
PLCC Package, Power Dissipation	
θ_{IA} Thermal Impedance	48°C/W
Lead Temperature, Soldering	
Vapor Phase (60 sec)	+215°C
Infrared (15 sec)	
NOTES	

NOTES

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

²Transient currents of up to 100 mÅ will not cause SCR latchup.

ORDERING GUIDE

Model	Temperature Range	Relative Accuracy (LSBs)	DNL (LSBs)	Package Description	Package Option
AD7838BP	-40°C to +85°C	± 2	±1	Plastic Leaded Chip Carrier (PLCC)	P-44A



CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7838 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

