

Good Video Specifications ( $R_L$  = 150  $\Omega$ ) Gain Flatness of 0.1 dB to 10 MHz

3.5 mA/Amplifier Supply Current Operates on Single +5 V to +12 V Supply

100 MHz, -3 dB Bandwidth (G = +2)

Fast Settling Time of 25 ns (0.1%)

0.05% Differential Gain Error

0.1° Differential Phase Error

500 V/µs Slew Rate

30 mA Output Current

**Computer Video Plug-In Boards** 

**FEATURES** 

Low Power

High Speed

Easy to Use

**APPLICATIONS** 

Video Line Driver

Very Low Cost

# Low Cost, Dual/Triple Video Amplifiers

# AD8072/AD8073

### FUNCTIONAL BLOCK DIAGRAM



### **PRODUCT DESCRIPTION**

The AD8072 (dual) and AD8073 (triple) are low cost, current feedback amplifiers intended for high volume, cost sensitive applications. In addition to being low cost, these amplifiers deliver solid video performance into a 150  $\Omega$  load while consuming only 3.5 mA per amplifier of supply current. Furthermore, the AD8073 is three amplifiers in a single 14-pin narrow-body SOIC package. This makes it ideal for applications where small size is essential. Each amplifier's inputs and output are accessible providing added gain setting flexibility.

Output Swing to 1.3 V of Rails on Single +5 V Supply

**RGB or S-Video Amplifier in Component Systems** 

These devices provide 30 mA of output current per amplifier, and are optimized for driving one back terminated video load (150  $\Omega$ ) each. These current feedback amplifiers feature gain flatness of 0.1 dB to 10 MHz while offering differential gain and phase error of 0.05% and 0.1°. This makes the AD8072 and AD8073 ideal for business and consumer video electronics.

Both will operate from a single +5 V to +12 V power supply. The outputs of each amplifier swing to within 1.3 volts of either supply rail to accommodate video signals on a single +5 V supply.

The high bandwidth of 100 MHz, 500 V/ $\mu$ s of slew rate, along with settling to 0.1% in 25 ns, make the AD8072 and AD8073 useful in many general purpose, high speed applications where a single +5 V or dual power supplies up to  $\pm 6$  V are needed. The AD8072 is available in 8-pin plastic DIP and SOIC packages

### REV.0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.





Figure 1. Large Signal Frequency Response

© Analog Devices, Inc., 1996

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700 Fax: 617/326-8703

# AD8072/AD8073-SPECIFICATIONS

**ELECTRICAL CHARACTERISTICS** (@  $T_A = +25^{\circ}C$ ,  $V_S = \pm 5 V$ ,  $R_L = 150 \Omega$ , unless otherwise noted)

			AD8072J/AD8073J		
Parameter	Conditions	Min	Тур	Max	Units
DYNAMIC PERFORMANCE -3 dB Bandwidth, Small Signal 0.1 dB Bandwidth, Small Signal Slew Rate Settling Time to 0.1%	$\label{eq:RF} \begin{array}{l} R_F = 1 \ k\Omega \\ No \ Peaking, \ G = +2 \\ No \ Peaking, \ G = +2 \\ V_O = 4 \ V \ Step \\ V_O = 2 \ V \ Step \end{array}$	80 8	100 10 500 25		MHz MHz V/µs ns
DISTORTION/NOISE PERFORMANCE Differential Gain Differential Phase Crosstalk Input Voltage Noise Input Current Noise	$\begin{array}{l} R_F = 1 \ k\Omega \\ f = 3.58 \ MHz, \ G = +2 \\ f = 3.58 \ MHz, \ G = +2 \\ f = 5 \ MHz, \ G = +2 \\ f = 10 \ kHz \\ f = 10 \ kHz \\ f = 10 \ kHz \ (\pm I_{IN}) \end{array}$		0.05 0.1 60 3 6	0.15 0.3	% Degrees dB nV/√ <u>Hz</u> pA/√ <u>Hz</u>
DC PERFORMANCE Transimpedance Input Offset Voltage Offset Drift Input Bias Current (±) Input Bias Current Drift (±)	T <sub>MIN</sub> to T <sub>MAX</sub>		0.3 2 11 4 12	6 8 12	MΩ mV mV μV/°C μA nA/°C
INPUT CHARACTERISTICS -Input Resistance +Input Resistance Input Capacitance Common-Mode Rejection Ratio Input Common-Mode Voltage Range	$V_{CM} = -3.8 \text{ V to } +3.8 \text{ V}$		120 1 1.6 56 ±3.8		Ω MΩ pF dB V
OUTPUT CHARACTERISTICS +Output Voltage Swing -Output Voltage Swing Output Current Short Circuit Current	R <sub>L</sub> = 10 Ω	3 2.25	3.3 3 30 80		V V mA mA
POWER SUPPLY Operating Range Power Supply Rejection Ratio Quiescent Current per Amplifier	$V_{\rm S} = \pm 4 \ {\rm V} \ {\rm to} \pm 6 \ {\rm V}$		±2.5 to ±6 70 3.5	5	V dB mA
OPERATING TEMPERATURE RANGE		0		+70	°C

Specifications subject to change without notice.

## **ELECTRICAL CHARACTERISTICS** (@ $T_A = +25^{\circ}C$ , $V_S = +5 V$ , $R_L = 150 \Omega$ to 2.5 V, unless otherwise noted)

		AD8072			
Parameter	Conditions	Min	Тур	Max	Units
DYNAMIC PERFORMANCE -3 dB Bandwidth, Small Signal 0.1 dB Bandwidth, Small Signal Slew Rate Settling Time to 0.1%	$\label{eq:RF} \begin{array}{l} R_F = 1 \ k\Omega \\ No \ Peaking, \ G = +2 \\ No \ Peaking, \ G = +2 \\ V_O = 2 \ V \ Step \\ V_O = 2 \ V \ Step \end{array}$	78 7.8	100 10 350 25		MHz MHz V/µs ns
DISTORTION/NOISE PERFORMANCE Differential Gain Differential Phase Crosstalk Input Voltage Noise Input Current Noise	$\begin{array}{l} R_{F}=1 \ k\Omega \\ f=3.58 \ MHz, \ G=+2, \ R_{L} \ to \ 1.5 \ V \\ f=3.58 \ MHz, \ G=+2, \ R_{L} \ to \ 1.5 \ V \\ f=5 \ MHz \\ f=10 \ kHz \\ f=10 \ kHz \ (\pm I_{IN}) \end{array}$		0.1 0.1 60 3 6		% Degrees dB nV/√Hz pA/√Hz
DC PERFORMANCE Transimpedance Input Offset Voltage Offset Drift Input Bias Current (±) Input Bias Current Drift (±)	T <sub>MIN</sub> to T <sub>MAX</sub>		0.25 1.5 9 3 10	4 6 10	MΩ mV mV μV/°C μA nA/°C
INPUT CHARACTERISTICS -Input Resistance +Input Resistance Input Capacitance Common-Mode Rejection Ratio Input Common-Mode Voltage Range	V <sub>CM</sub> = +1.2 V to +3.8 V		120 1 1.6 54 +1.2 to +3	.8	Ω MΩ pF dB V
OUTPUT CHARACTERISTICS Output Voltage Swing Output Current Short Circuit Current	$R_L = 10 \ \Omega$	+1.5 to +3.5	+1.3 to +3 20 60	.7	V mA mA
POWER SUPPLY Operating Range Power Supply Rejection Ratio Quiescent Current per Amplifier	$V_{\rm S} = +4 \ {\rm V} \ {\rm to} \ +6 \ {\rm V}$		±2.5 to ±6 64 3	4.5	V dB mA
OPERATING TEMPERATURE RANGE		0		+70	°C

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

Supply Voltage
Internal Power Dissipation <sup>2</sup>
AD8072 8-Lead Plastic (N) 1.3 Watts
AD8072 8-Lead Small Outline (SO-8) 0.9 Watts
AD8073 14-Lead Plastic (N) 1.6 Watts
AD8072 14-Lead Small Outline (R) 1.0 Watts
Input Voltage (Common Mode) $\ldots \ldots \pm V_S$
Differential Input Voltage ±1.25 V
Output Short Circuit Duration

**Observe Power Derating Curves** 

10500

#### Storage Temperature Range

N & R Packages		$-65^{\circ}C$ to $+125^{\circ}C$
Lead Temperature I	Range (Soldering 10 sec)	+300°C

#### NOTES

<sup>1</sup>Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

<sup>2</sup>Specification is for device in free air:

8-Pin Plastic Package:  $\theta_{JA} = 90^{\circ}C/Watt$ 

8-Pin SOIC Package:  $\theta_{JA} = 140^{\circ}C/Watt$ 

14-Pin Plastic Package:  $\theta_{JA} = 75^{\circ}C/Watt$ 

14-Pin SOIC Package:  $\theta_{JA} = 120^{\circ}C/Watt$ 

#### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option
AD8072JN	0°C to +70°C	8-Pin Plastic DIP	N-8
AD8072JR	0°C to +70°C	8-Pin SOIC	SO-8
AD8072JR-REEL	0°C to +70°C	Reel 8-Pin SOIC	SO-8
AD8073JN	0°C to +70°C	14-Pin Plastic DIP	N-14
AD8073JR	0°C to +70°C	14-Pin Narrow SOIC	R-14
AD8073JR-REEL	$0^{\circ}C$ to $+70^{\circ}C$	Reel 14-Pin SOIC	R-14

### MAXIMUM POWER DISSIPATION

The maximum power that can be safely dissipated by the AD8072 and AD8073 is limited by the associated rise in junction temperature. The maximum safe junction temperature for plastic encapsulated devices is determined by the glass transition temperature of the plastic, approximately  $+150^{\circ}$ C. Exceeding this limit temporarily may cause a shift in parametric performance due to a change in the stresses exerted on the die by the package. Exceeding a junction temperature of  $+175^{\circ}$ C for an extended period can result in device failure.

While the AD8072 and AD8073 are internally short circuit protected, this may not be sufficient to guarantee that the maximum junction temperature ( $+150^{\circ}$ C) is not exceeded under all conditions. To ensure proper operation, it is necessary to observe the maximum power derating curves shown in Figures 2 and 3.



Figure 2. AD8072 Maximum Power Dissipation vs. Temperature



Figure 3. AD8073 Maximum Power Dissipation vs. Temperature

#### **CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD8072 and AD8073 feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.





Figure 4. Frequency Response Over Temperature;  $V_S = +5 V$ 



Figure 5. Frequency Response Over Temperature;  $V_S = \pm 5 V$ 



Figure 6. 0.1 dB Flatness vs. Frequency Over Temperature;  $V_s = +5 V$ 



Figure 7. 0.1 dB Flatness vs. Frequency Over Temperature;  $V_{S}$  =  $\pm5$  V



Figure 8. Differential Gain and Phase,  $V_S = +5 V$ 



Figure 9. Differential Gain and Phase,  $V_{\rm S}$  = ±5 V



Figure 10. Crosstalk vs. Frequency



Figure 11. Distortion vs. Frequency;  $V_S = \pm 5 V$ 



Figure 12. Distortion vs. Frequency;  $V_S = +5 V$ 



Figure 13. Open-Loop Transimpedance vs. Frequency



Figure 14. Normalized Frequency Response;  $V_S = \pm 5 V$ 



Figure 15. Large Signal Frequency Response



Figure 16. Output Resistance vs. Frequency;  $V_S = \pm 5 V$ 



Figure 17. Noise vs. Frequency;  $V_S = \pm 5 V$ 



Figure 18. Noise vs. Frequency;  $V_S = \pm 5 V$ 



Figure 19. PSRR vs. Frequency



Figure 20. CMRR vs. Frequency;  $V_S = \pm 5 V$ 



Figure 21. Test Circuit; Gain = +2



Figure 22. 2 V Step Response; G = +2,  $V_S = \pm 5 V$ 

		Í					
50	mν				20	ns	

Figure 23. 200 mV Step Response; G = +2,  $V_S = \pm 5 V$ 



Figure 24. Sine Response; G = +2,  $V_S = \pm 5 V$ 

250mV 10ns

Figure 25. 2 V Step Response; G = +2,  $V_S = \pm 2.5$  V

	[					
50	mV			20	ns	

Figure 26. 200 mV Step Response; G = +2,  $V_S = \pm 2.5 V$ 



Figure 27. Sine Response; G = +2,  $V_S = \pm 2.5 V$ 

Note:  $V_S$  =  $\pm 2.5$  V operation is identical to  $V_S$  = +5 V single supply operation.

### APPLICATIONS

### **Overdrive Recovery**

Overdrive of an amplifier occurs when the output and/or input range are exceeded. The amplifier must recover from this overdrive condition and resume normal operation. As shown in Figure 28, the AD8072 and AD8073 recover within 75 ns from positive overdrive and 30 ns from negative overdrive.



Figure 28. Overload Recovery;  $V_S = \pm 5 V$ ,  $V_{IN} = 8 V p$ -p,  $R_F = 1 k\Omega$ ,  $R_L = 150 \Omega$ , G = +2

### **Bandwidth vs. Feedback Resistor Value**

The closed-loop frequency response of a current feedback amplifier is a function of the feedback resistor. A smaller feedback resistor will produce a wider bandwidth response. However, if the feedback resistance becomes too small, the gain flatness can be affected. As a practical consideration, the minimum value of feedback resistance for the AD8072/AD8073 was found to be 649  $\Omega$ . For resistances below this value, the gain flatness will be affected and more significant lot to lot variations in device performance will be noticed. Figure 29 shows a plot of the frequency response of an AD8072/AD8073 at a gain of two with both feedback and gain resistors equal to 649  $\Omega$ .

On the other hand, the bandwidth of a current feedback amplifier can be decreased by increasing the feedback resistance. This can sometimes be useful where it is desired to reduce the noise bandwidth of a system. As a practical matter, the maximum value of feedback resistor was found to be 2 k $\Omega$ . Figure 29 shows the frequency response of an AD8072/AD8073 at a gain of two with both feedback and gain resistors equal to 2 k $\Omega$ .



Figure 29. Frequency Response vs. R<sub>F</sub>

### **Capacitive Load Drive**

When an op amp output drives a capacitive load, extra phase shift due to the pole formed by the op amp's output impedance and the capacitor can cause peaking or even oscillation. The top trace of Figure 30,  $R_S = 0 \Omega$ , shows the output of one of the amplifiers of the AD8072/AD8073 when driving a 50 pF capacitor as shown in the schematic of Figure 31.

The amount of peaking can be significantly reduced by adding a resistor in series with the capacitor. The lower trace of Figure 30 shows the same capacitor being driven with a 25  $\Omega$  resistor in series with it. In general, the resistor value will have to be experimentally determined, but from 10  $\Omega$  to 50  $\Omega$  is a practical range of values to experiment with for capacitive loads of up to a few hundred pF.



Figure 30. Capacitive Low Drive



Figure 31. Capacitive Load Drive Circuit

### Crosstalk

Crosstalk between internal amplifiers may vary depending on which amplifier is being driven and how many amplifiers are being driven. This variation typically stems from pin location on the package and the internal layout of the IC itself. Table I illustrates the typical crosstalk results for a combination of conditions.

		Rece	ive Ampli	fier
	AD8073JR	1	2	3
	1	Х	-60	-56
Drive	2	-60	x	-60
Amplifier	3	-54	-60	X
	All Hostile	-53	-55	-54

### Table I. AD8073JR Crosstalk Table (dB)

### CONDITIONS

 $\begin{array}{l} V_S=\pm 5 \ V \\ R_F=1 \ k\Omega, \ R_L=150 \ \Omega \\ A_V=+2 \\ V_{OUT}=2 \ V \ p\mbox{-}p \ on \ Drive \ Amplifier \end{array}$ 

### Layout Considerations

The specified high speed performance of the AD8072 and AD8073 require careful attention to board layout and component selection. Proper RF design techniques and low parasitic component selection are mandatory.

The PCB should have a ground plane covering all unused portions of the component side of the board to provide a low impedance ground path. The ground plane should be removed from the area near the input pins to reduce stray capacitance.

Chip capacitors should be used for supply bypassing. One end of the capacitor should be connected to the ground plane and the other within 1/8 inches of each power pin. An additional large (4.7  $\mu$ F-10  $\mu$ F) tantalum electrolytic capacitor should be connected in parallel, but not necessarily as close to the supply pins, to provide current for fast large-signal changes at the device's output.

The feedback resistor should be located close to the inverting input pin in order to keep the stray capacitance at this node to a minimum. Capacitance variations of less than 1 pF at the inverting input will affect high speed performance.

Stripline design techniques should be used for long signal traces (greater than about 1 inch). These should be designed with a characteristic impedance of 50  $\Omega$  or 75  $\Omega$  and be properly terminated at each end.

14-Lead Plastic DIP (N-14)

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).





C2126-10-5/96