

8-Bit, 125 MSPS Dual TxDAC+® D/A Converter

AD9709*

FEATURES

8-Bit Dual Transmit DAC 125 MSPS Update Rate Excellent SFDR to Nyquist @ 5 MHz Output = 66 dBc Excellent Gain and Offset Matching: 0.1% Fully Independent or Single Resistor Gain Control Dual Port or Interleaved Data On-Chip 1.2 V Reference Single 5 V or 3 V Supply Operation Power Dissipation: 380 mW @ 5 V Power-Down Mode: 50 mW @ 5 V 48-Lead LQFP

APPLICATIONS

Communications Basestations Digital Synthesis Quadrature Modulation 3D Ultrasound

PRODUCT DESCRIPTION

The AD9709 is a dual-port, high-speed, two-channel, 8-bit CMOS DAC. It integrates two high-quality 8-bit TxDAC+ cores, a voltage reference, and digital interface circuitry into a small 48-lead LQFP package. The AD9709 offers exceptional ac and dc performance while supporting update rates up to 125 MSPS.

The AD9709 has been optimized for processing I and Q data in communications applications. The digital interface consists of two double-buffered latches as well as control logic. Separate write inputs allow data to be written to the two DAC ports independent of one another. Separate clocks control the update rate of the DACs.

A mode control pin allows the AD9709 to interface to two separate data ports, or to a single interleaved high-speed data port. In interleaving mode, the input data stream is demuxed into its original I and Q data and then latched. The I and Q data is then converted by the two DACs and updated at half the input data rate.

The GAINCTRL pin allows two modes for setting the full-scale current (I_{OUTFS}) of the two DACs. I_{OUTFS} for each DAC can be set independently using two external resistors, or I_{OUTFS} for both DACs can be set using a single external resistor.

TxDAC+ is a registered trademark of Analog Devices, Inc. *Patent pending.

REV.0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

FUNCTIONAL BLOCK DIAGRAM



The DACs utilize a segmented current source architecture combined with a proprietary switching technique to reduce glitch energy and to maximize dynamic accuracy. Each DAC provides differential current output thus supporting single-ended or differential applications. Both DACs can be simultaneously updated and provide a nominal full-scale current of 20 mA. The full-scale currents between each DAC are matched to within 0.1%.

The AD9709 is manufactured on an advanced low-cost CMOS process. It operates from a single supply of 3.0 V to 5.0 V and consumes 380 mW of power.

PRODUCT HIGHLIGHTS

- 1. The AD9709 is a member of a pin-compatible family of dual TxDACs providing 8-, 10-, 12-, and 14-bit resolution.
- 2. Dual 8-Bit, 125 MSPS DACs: A pair of high-performance DACs optimized for low-distortion performance provide for flexible transmission of I and Q information.
- 3. Matching: Gain matching is typically 0.1% of full-scale, and offset error is better than 0.02%.
- 4. Low Power: Complete CMOS Dual DAC function operates on 380 mW from a 3.0 V to 5.0 V single supply. The DAC full-scale current can be reduced for lower power operation, and a sleep mode is provided for low-power idle periods.
- 5. On-Chip Voltage Reference: The AD9709 includes a 1.20 V temperature-compensated bandgap voltage reference.
- 6. Dual 8-Bit Inputs: The AD9709 features a flexible dual-port interface allowing dual or interleaved input data.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 2000

AD9709-SPECIFICATIONS

DC SPECIFICATIONS (T_{MIN} to T_{MAX} , AVDD = 5 V, DVDD = 5 V, I_{OUTFS} = 20 mA, unless otherwise noted)

Parameter	Min	Тур	Max	Unit
RESOLUTION	8			Bits
DC ACCURACY ¹				
Integral Linearity Error (INL)	-0.5	± 0.1	+0.5	LSB
Differential Nonlinearity (DNL)	-0.5	± 0.1	+0.5	LSB
ANALOG OUTPUT				
Offset Error	-0.02		+0.02	% of FSR
Gain Error (Without Internal Reference)	-2	±0.25	+2	% of FSR
Gain Error (With Internal Reference)	-5	± 1	+5	% of FSR
Gain Match $T = 25^{\circ}C$	0.2	+0.1	+0.2	% of FSR
$T_A = 25^{\circ}C$	-0.3 -1.6	± 0.1	+0.3 +1.6	% of FSR % of FSR
${ m T_{MIN}}$ to ${ m T_{MAX}}$ ${ m T_{MIN}}$ to ${ m T_{MAX}}$	-1.0 -0.14		+1.0 +0.14	dB
Full-Scale Output Current ²	2.0		20.0	mA
Output Compliance Range	-1.0		+1.25	V
Output Resistance	1.0	100	1.25	kΩ
Output Capacitance		5		pF
REFERENCE OUTPUT				
Reference Voltage	1.14	1.20	1.26	v
Reference Output Current ³	1.1.1	100	1.20	nA
REFERENCE INPUT				
Input Compliance Range	0.1		1.25	v
Reference Input Resistance	0.1	1	1.29	MΩ
Small Signal Bandwidth		0.5		MHz
TEMPERATURE COEFFICIENTS				
Offset Drift		0		ppm of FSR/°C
Gain Drift (Without Internal Reference)		±50		ppm of FSR/°C
Gain Drift (With Internal Reference)		± 100		ppm of FSR/°C
Reference Voltage Drift		± 50		ppm/°C
POWER SUPPLY				
Supply Voltages				
AVDD	3	5	5.5	V
DVDD	2.7	5	5.5	V
Analog Supply Current (IAVDD)		71	75	mA
Digital Supply Current (IDVDD) ⁴		5	7	mA
Digital Supply Current (IDVDD) ⁵		_	15	mA
Supply Current Sleep Mode (IAVDD)		8	12	mA
Power Dissipation ⁴ (5 V, $I_{OUTFS} = 20 \text{ mA}$)		380	410	mW
Power Dissipation ⁵ (5 V, $I_{OUTFS} = 20 \text{ mA}$)		420	450	mW
Power Dissipation ⁶ (5 V, $I_{OUTFS} = 20 \text{ mA}$)	0.4	450	10.4	mW
Power Supply Rejection Ratio ⁷ —AVDD Power Supply Rejection Ratio ⁷ —DVDD	-0.4 -0.025		+0.4 +0.025	% of FSR/V
				% of FSR/V
OPERATING RANGE	-40		+85	°C

NOTES

 $^1\mbox{Measured}$ at $I_{\mbox{OUTA}},$ driving a virtual ground.

²Nominal full-scale current, I_{OUTFS} , is 32 times the I_{REF} current. ³An external buffer amplifier with input bias current <100 nA should be used to drive any external load.

⁴Measured at f_{CLOCK} = 25 MSPS and f_{OUT} = 1.0 MHz. ⁵Measured at f_{CLOCK} = 100 MSPS and f_{OUT} = 1 MHz.

 6 Measured as unbuffered voltage output with I_{OUTFS} = 20 mA and 50 Ω R_{LOAD} at I_{OUTA} and I_{OUTB} , f_{CLOCK} = 100 MSPS and f_{OUT} = 40 MHz.

 $^{7}\pm10\%$ power supply variation.

Specifications subject to change without notice.

DYNAMIC SPECIFICATIONS $(T_{MIN} \text{ to } T_{MAX}, \text{ AVDD} = 5 \text{ V}, \text{ DVDD} = 5 \text{ V}, \text{ I}_{OUTFS} = 20 \text{ mA}, \text{ Differential Transformer-Coupled Output}, 000 \text{ CD Doubly Terminated, unless otherwise noted})$

Parameter	Min	Typ Max	Unit
DYNAMIC PERFORMANCE			
Maximum Output Update Rate (f _{CLOCK})	125		MSPS
Output Settling Time (t_{ST}) (to 0.1%) ¹		35	ns
Output Propagation Delay (t _{PD})		1	ns
Glitch Impulse		5	pV-s
Output Rise Time $(10\% \text{ to } 90\%)^1$		2.5	ns
Output Fall Time (90% to 10%) ¹		2.5	ns
Output Noise ($I_{OUTES} = 20 \text{ mA}$)		50	pA/√Hz
Output Noise ($I_{OUTFS} = 2 \text{ mA}$)		30	pA/√Hz
AC LINEARITY			
Spurious-Free Dynamic Range to Nyquist			
$f_{CLOCK} = 100 \text{ MSPS}; f_{OUT} = 1.00 \text{ MHz}$			
0 dBFS Output	63	68	dBc
-6 dBFS Output		62	dBc
-12 dBFS Output		56	dBc
–18 dBFS Output		50	dBc
$f_{CLOCK} = 65 \text{ MSPS}; f_{OUT} = 1.00 \text{ MHz}$		68	dBc
f_{CLOCK} = 65 MSPS; f_{OUT} = 2.51 MHz		68	dBc
$f_{CLOCK} = 65$ MSPS; $f_{OUT} = 5.02$ MHz		66	dBc
$f_{CLOCK} = 65$ MSPS; $f_{OUT} = 14.02$ MHz		60	dBc
f_{CLOCK} = 65 MSPS; f_{OUT} = 25 MHz		50	dBc
$f_{CLOCK} = 125$ MSPS; $f_{OUT} = 25$ MHz		63	dBc
f_{CLOCK} = 125 MSPS; f_{OUT} = 40 MHz		55	dBc
Signal to Noise and Distortion Ratio			
f_{CLOCK} = 50 MHz; f_{OUT} = 1 MHz		50	dB
Total Harmonic Distortion			
f_{CLOCK} = 100 MSPS; f_{OUT} = 1.00 MHz		-67 -63	dBc
f_{CLOCK} = 50 MSPS; f_{OUT} = 2.00 MHz		-63	dBc
f_{CLOCK} = 125 MSPS; f_{OUT} = 4.00 MHz		-63	dBc
f_{CLOCK} = 125 MSPS; f_{OUT} = 10.00 MHz		-63	dBc
Multitone Power Ratio (Eight Tones at 110 kHz Spacing)			
f_{CLOCK} = 65 MSPS; f_{OUT} = 2.00 MHz to 2.99 MHz			
0 dBFS Output		58	dBc
-6 dBFS Output		51	dBc
-12 dBFS Output		46	dBc
–18 dBFS Output		41	dBc
Channel Isolation			
f_{CLOCK} = 125 MSPS; f_{OUT} = 10 MHz		85	dBc
f_{CLOCK} = 125 MSPS; f_{OUT} = 40 MHz		77	dBc

NOTES

¹Measured single-ended into 50 Ω load.

Specifications subject to change without notice.

AD9709-SPECIFICATIONS

DIGITAL SPECIFICATIONS (T_{MIN} to T_{MAX} , AVDD = 5 V, DVDD = 5 V, I_{OUTFS} = 20 mA, unless otherwise noted)

Parameter	Min	Тур	Max	Unit
DIGITAL INPUTS				
Logic "1" Voltage @ DVDD = 5 V	3.5	5		V
Logic "1" $@$ DVDD = 3	2.1	3		V
Logic "0" Voltage @ DVDD = 5 V		0	1.3	V
Logic "0" $@$ DVDD = 3	0		0.9	V
Logic "1" Current	-10		+10	μA
Logic "0" Current	-10		+10	μA
Input Capacitance		5		pF
Input Setup Time (t _s)	2.0			ns
Input Hold Time (t _H)	1.5			ns
Latch Pulsewidth (t _{LPW} , t _{CPW})	3.5			ns

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

	With			
Parameter	Respect to	Min	Max	Unit
AVDD	ACOM	-0.3	+6.5	v
DVDD	DCOM	-0.3	+6.5	V
ACOM	DCOM	-0.3	+0.3	V
AVDD	DVDD	-6.5	+6.5	V
MODE, CLK1, CLK2, WRT1, WRT2	DCOM	-0.3	DVDD + 0.3	V
Digital Inputs	DCOM	-0.3	DVDD + 0.3	V
IOUTA1/IOUTA2, IOUTB1/IOUTB2	ACOM	-1.0	AVDD + 0.3	V
REFIO, FSADJ1, FSADJ2	ACOM	-0.3	AVDD + 0.3	V
GAINCTRL, SLEEP	ACOM	-0.3	AVDD + 0.3	V
Junction Temperature			150	°C
Storage Temperature		-65	+150	°C
Lead Temperature (10 sec)			300	°C

*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD9709AST	-40°C to +85°C	Thin Plastic Quad	ST-48
		Flatpack (LQFP) Evaluation Board	
AD9709-EB		Evaluation Board	



THERMAL CHARACTERISTICS

Thermal Resistance 48-Lead LQFP $\theta_{IA} = 91^{\circ}C/W$

Figure 1. Timing Diagram for Dual and Interleaved Modes

See Dynamic and Digital sections for timing specifications.

CAUTION_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD9709 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



Pin No.	Name	Description
1-8	PORT1	Data Bits DB7–P1 to DB0–P1
9–14, 31–36	NC	No Connection
15, 21	DCOM1, DCOM2	Digital Common
16, 22	DVDD1, DVDD2	Digital Supply Voltage
17	WRT1/IQWRT	Input Write Signal for PORT 1 (IQWRT in Interleaving Mode)
18	CLK1/IQCLK	Clock Input for DAC1 (IQCLK in Interleaving Mode)
19	CLK2/IQRESET	Clock Input for DAC2 (IQRESET in Interleaving Mode)
20	WRT2/IQSEL	Input Write Signal for PORT 2 (IQSEL in Interleaving Mode)
23–30	PORT2	Data Bits DB7-P2 to DB0-P2
37	SLEEP	Power-Down Control Input
38	ACOM	Analog Common
39, 40	I_{OUTA2}, I_{OUTB2}	"PORT 2" Differential DAC Current Outputs
41	FSADJ2	Full-Scale Current Output Adjust for DAC2
42	GAINCTRL	Master/Slave Resistor Control Mode
43	REFIO	Reference Input/Output
44	FSADJ1	Full-Scale Current Output Adjust for DAC1
45, 46	I _{OUTB1} , I _{OUTA1}	"PORT 1" Differential DAC Current Outputs
47	AVDD	Analog Supply Voltage
48	MODE	Mode Select (1 = Dual Port, 0 = Interleaved)

PIN FUNCTION DESCRIPTIONS

PIN CONFIGURATION



DEFINITIONS OF SPECIFICATIONS

Linearity Error (Also Called Integral Nonlinearity or INL) Linearity error is defined as the maximum deviation of the

actual analog output from the ideal output, determined by a straight line drawn from zero to full-scale.

Differential Nonlinearity (or DNL)

DNL is the measure of the variation in analog value, normalized to full-scale, associated with a 1 LSB change in digital input code.

Monotonicity

A D/A converter is monotonic if the output either increases or remains constant as the digital input increases.

Offset Error

The deviation of the output current from the ideal of zero is called offset error. For I_{OUTA} , 0 mA output is expected when the inputs are all 0s. For I_{OUTB} , 0 mA output is expected when all inputs are set to 1s.

Gain Error

The difference between the actual and ideal output span. The actual span is determined by the output when all inputs are set to 1s minus the output when all inputs are set to 0s.

Output Compliance Range

The range of allowable voltage at the output of a current-output DAC. Operation beyond the maximum compliance limits may cause either output stage saturation or breakdown resulting in nonlinear performance.

Temperature Drift

Temperature drift is specified as the maximum change from the ambient (25°C) value to the value at either T_{MIN} or T_{MAX} . For offset and gain drift, the drift is reported in ppm of full-scale range (FSR) per degree C. For reference drift, the drift is reported in ppm per degree C.

Power Supply Rejection

The maximum change in the full-scale output as the supplies are varied from nominal to minimum and maximum specified voltages.

Settling Time

The time required for the output to reach and remain within a specified error band about its final value, measured from the start of the output transition.

Glitch Impulse

Asymmetrical switching times in a DAC give rise to undesired output transients that are quantified by a glitch impulse. It is specified as the net area of the glitch in pV-s.

Spurious-Free Dynamic Range

The difference, in dB, between the rms amplitude of the output signal and the peak spurious signal over the specified bandwidth.

Total Harmonic Distortion

THD is the ratio of the rms sum of the first six harmonic components to the rms value of the measured input signal. It is expressed as a percentage or in decibels (dB).



Figure 2. Basic AC Characterization Test Setup for AD9709, Testing Port 1 in Dual Port Mode, Using Independent GAINCTRL Resistors on FSADJ1 and FSADJ2

Typical Characterization Curves

(AVDD = 5 V, DVDD = 3.3 V, I_{OUTFS} = 20 mA, 50 Ω Doubly Terminated Load, Differential Output, T_A = 25°C, SFDR up to Nyquist, unless otherwise noted)



Figure 3. SFDR vs. f_{OUT} @ 0 dBFS



Figure 6. SFDR vs. f_{OUT} @ 65 MSPS



Figure 9. Single-Tone SFDR vs. A_{OUT} @ $f_{OUT} = f_{CLOCK}/11$



Figure 4. SFDR vs. f_{OUT} @ 5 MSPS



Figure 7. SFDR vs. f_{OUT} @ 125 MSPS



Figure 10. Single-Tone SFDR vs. A_{OUT} @ $f_{OUT} = f_{CLOCK}/5$



Figure 5. SFDR vs. f_{OUT} @ 25 MSPS



Figure 8. SFDR vs. f_{OUT} and I_{OUTFS} @ 65 MSPS and 0 dBFS



Figure 11. Dual-Tone SFDR vs. A_{OUT} @ $f_{OUT} = f_{CLOCK}/7$



Figure 12. SINAD vs. f_{CLOCK} and I_{OUTFS} @ $f_{OUT} = 5$ MHz and 0 dBFS



Figure 13. Typical INL



Figure 14. Typical DNL



Figure 15. SFDR vs. Temperature @ f_{CLK} = 125 MSPS, 0 dBFS



Figure 16. Gain and Offset Error vs. Temperature @ $f_{CLK} = 125 MSPS$



Figure 17. Single-Tone SFDR @ f_{CLK} = 125 MSPS



Figure 18. Dual-Tone SFDR @ $f_{CLK} = 125 MSPS$



Figure 19. Four-Tone SFDR @ $f_{CLK} = 125$ MSPS

FUNCTIONAL DESCRIPTION

Figure 20 shows a simplified block diagram of the AD9709. The AD9709 consists of two DACs, each one with its own independent digital control logic and full-scale output current control. Each DAC contains a PMOS current source array capable of providing up to 20 mA of full-scale current (I_{OUTFS}). The array is divided into 31 equal currents that make up the five most significant bits (MSBs). The three lower bits consist of seven equal current sources whose value is 1/8th of an MSB current source. Implementing the lower bits with current sources, instead of an R-2R ladder, enhances the dynamic performance for multitone or low-amplitude signals and helps maintain the DACs high-output impedance (i.e., >100 k Ω).

All of these current sources are switched to one or the other of the two output nodes (i.e., I_{OUTA} or I_{OUTB}) via PMOS differential current switches. The switches are based on a new architecture that drastically improves distortion performance. This new switch architecture reduces various timing errors and provides matching complementary drive signals to the inputs of the differential current switches.

The analog and digital sections of the AD9709 have separate power supply inputs (i.e., AVDD and DVDD) that can operate independently over a 3 V to 5.5 V range. The digital section, which is capable of operating up to a 125 MSPS clock rate, consists of edge-triggered latches and segment decoding logic circuitry. The analog section includes the PMOS current sources, the associated differential switches, a 1.20 V bandgap voltage reference and two reference control amplifiers.

The full-scale output current of each DAC is regulated by separate reference control amplifiers and can be set from 2 mA to 20 mA via an external resistor, $R_{\rm SET}$, connected to the Full-Scale Adjust (FSADJ) pin. The external resistor, in combination with both the reference control amplifier and voltage reference $V_{\rm REFIO}$, sets the reference current $I_{\rm REF}$, which is replicated to the segmented current sources with the proper scaling factor. The full-scale current, $I_{\rm OUTFS}$, is $32 \times I_{\rm REF}$.

REFERENCE OPERATION

The AD9709 contains an internal 1.20 V bandgap reference. This can be easily overridden by an external reference with no effect on performance. REFIO serves as either an *input* or *output* depending on whether the internal or an external reference is used. To use the internal reference, simply decouple the REFIO pin to ACOM with a 0.1 μ F capacitor. The internal reference voltage will be present at REFIO. If the voltage at REFIO is to be used elsewhere in the circuit, an external buffer amplifier with an input bias current of less than 100 nA should be used. An example of the use of the internal reference is shown in Figure 21.

An external reference can be applied to REFIO as shown in Figure 22. The external reference may provide either a fixed reference voltage to enhance accuracy and drift performance or a varying reference voltage for gain control. Note that the 0.1 μ F compensation capacitor is not required since the internal reference is overridden, and the relatively high-input impedance of REFIO minimizes any loading of the external reference.

GAINCTRL MODE

The AD9709 allows the gain of each channel to be set independently by connecting one R_{SET} resistor to FSADJ1 and another R_{SET} resistor to FSADJ2. To add flexibility and reduce system cost, a single R_{SET} resistor can be used to set the gain of both channels simultaneously.

When GAINCTRL is low (i.e., connected to AGND), the independent channel gain control mode using two resistors is enabled. In this mode, individual R_{SET} resistors should be connected to FSADJ1 and FSADJ2. When GAINCTRL is high (i.e., connected to AVDD), the master/slave channel gain control mode using one resistor is enabled. In this mode, a single RSET resistor is connected to FSADJ1 and the resistor on FSADJ2 can be removed.



Figure 20. Simplified Block Diagram

REFERENCE CONTROL AMPLIFIER

Both of the DACs in the AD9709 contain a control amplifier that is used to regulate the full-scale output current, I_{OUTFS} . The control amplifier is configured as a V-I converter as shown in Figure 21, so that its current output, I_{REF} , is determined by the ratio of the V_{REFIO} and an external resistor, R_{SET} , as stated in Equation 4. I_{REF} is copied to the segmented current sources with the proper scale factor to set I_{OUTFS} as stated in Equation 3.



Figure 21. Internal Reference Configuration



Figure 22. External Reference Configuration

The control amplifier allows a wide (10:1) adjustment span of I_{OUTFS} from 2 mA to 20 mA by setting I_{REF} between 62.5 μ A and 625 μ A. The wide adjustment range of I_{OUTFS} provides several benefits. The first relates directly to the power dissipation of the AD9709, which is proportional to I_{OUTFS} (refer to the Power Dissipation section). The second relates to the 20 dB adjustment, which is useful for system gain control purposes.

The small signal bandwidth of the reference control amplifier is approximately 500 kHz and can be used for low frequency, small signal multiplying applications.

DAC TRANSFER FUNCTION

Both DACs in the AD9709 provide complementary current outputs, I_{OUTA} and I_{OUTB} . I_{OUTA} will provide a near full-scale current output, I_{OUTFS} , when all bits are high (i.e., DAC CODE = 1023) while I_{OUTB} , the complementary output, provides no current. The current output appearing at I_{OUTA} and I_{OUTB} is a function of both the input code and I_{OUTFS} and can be expressed as:

$$I_{OUTA} = (DAC \ CODE/256) \times I_{OUTFS} \tag{1}$$

$$I_{OUTB} = (255 - DAC \ CODE)/256 \times I_{OUTFS}$$
(2)

where DAC CODE = 0 to 255 (i.e., Decimal Representation).

As mentioned previously, I_{OUTFS} is a function of the reference current I_{REF}, which is nominally set by a reference voltage, V_{REFIO} and external resistor R_{SET}. It can be expressed as:

$$I_{OUTFS} = 32 \times I_{REF} \tag{3}$$

where

$$I_{REF} = V_{REFIO} / R_{SET}$$

The two current outputs will typically drive a resistive load directly or via a transformer. If dc coupling is required, I_{OUTA} and I_{OUTB} should be directly connected to matching resistive loads, R_{LOAD} , that are tied to analog common, ACOM. Note, R_{LOAD} may represent the equivalent load resistance seen by I_{OUTA} or I_{OUTB} as would be the case in a doubly terminated 50 Ω or 75 Ω cable. The single-ended voltage output appearing at the I_{OUTA} and I_{OUTB} nodes is simply :

$$V_{OUTA} = I_{OUTA} \times R_{LOAD} \tag{5}$$

$$V_{OUTB} = I_{OUTB} \times R_{LOAD} \tag{6}$$

Note the full-scale value of V_{OUTA} and V_{OUTB} should not exceed the specified output compliance range to maintain specified distortion and linearity performance.

$$V_{DIFF} = (I_{OUTA} - I_{OUTB}) \times R_{LOAD}$$
⁽⁷⁾

Substituting the values of $I_{\rm OUTA},\,I_{\rm OUTB}$ and $I_{\rm REF};\,V_{\rm DIFF}$ can be expressed as:

$$V_{DIFF} = \{(2 \times DAC \ CODE - 255)/256\} \times (32 \times R_{LOAD}/R_{SET}) \times V_{REFIO}$$
(8)

These last two equations highlight some of the advantages of operating the AD9709 differentially. First, the differential operation will help cancel common-mode error sources associated with I_{OUTA} and I_{OUTB} such as noise, distortion and dc offsets. Second, the differential code dependent current and subsequent voltage, V_{DIFF} , is twice the value of the single-ended voltage output (i.e., V_{OUTA} or V_{OUTB}), thus providing twice the signal power to the load.

Note, the gain drift temperature performance for a single-ended (V_{OUTA} and V_{OUTB}) or differential output (V_{DIFF}) of the AD9709 can be enhanced by selecting temperature tracking resistors for R_{LOAD} and R_{SET} due to their ratiometric relationship as shown in Equation 8.

ANALOG OUTPUTS

The complementary current outputs in each DAC, I_{OUTA} and I_{OUTB} , may be configured for single-ended or differential operation. I_{OUTA} and I_{OUTB} can be converted into complementary single-ended voltage outputs, V_{OUTA} and V_{OUTB} , via a load resistor, R_{LOAD} , as described in the DAC Transfer Function section by Equations 5 through 8. The differential voltage, V_{DIFF} , existing between V_{OUTA} and V_{OUTB} can also be converted to a single-ended voltage via a transformer or differential amplifier configuration. The ac performance of the AD9709 is optimum and specified using a differential transformer coupled output in which the voltage swing at I_{OUTA} and I_{OUTB} is limited to ± 0.5 V. If a single-ended unipolar output is desirable, I_{OUTA} should be selected.

The distortion and noise performance of the AD9709 can be enhanced when it is configured for differential operation. The common-mode error sources of both I_{OUTA} and I_{OUTB} can be significantly reduced by the common-mode rejection of a transformer or differential amplifier. These common-mode error sources include even-order distortion products and noise. The enhancement in distortion performance becomes more significant as the frequency content of the reconstructed waveform increases. This is due to the first order cancellation of various dynamic common-mode distortion mechanisms, digital feedthrough and noise.

(4)

Performing a differential-to-single-ended conversion via a transformer also provides the ability to deliver twice the reconstructed signal power to the load (i.e., assuming no source termination). Since the output currents of I_{OUTA} and I_{OUTB} are complementary, they become additive when processed differentially. A properly selected transformer will allow the AD9709 to provide the required power and voltage levels to different loads.

The output impedance of I_{OUTA} and I_{OUTB} is determined by the equivalent parallel combination of the PMOS switches associated with the current sources and is typically 100 k Ω in parallel with 5 pF. It is also slightly dependent on the output voltage (i.e., V_{OUTA} and V_{OUTB}) due to the nature of a PMOS device. As a result, maintaining I_{OUTA} and/or I_{OUTB} at a virtual ground via an I-V op amp configuration will result in the optimum dc linearity. Note the INL/DNL specifications for the AD9709 are measured with I_{OUTA} maintained at a virtual ground via an op amp.

 I_{OUTA} and I_{OUTB} also have a negative and positive voltage compliance range that must be adhered to in order to achieve optimum performance. The negative output compliance range of -1.0 V is set by the breakdown limits of the CMOS process. Operation beyond this maximum limit may result in a breakdown of the output stage and affect the reliability of the AD9709.

The positive output compliance range is slightly dependent on the full-scale output current, I_{OUTFS} . It degrades slightly from its nominal 1.25 V for an $I_{OUTFS} = 20$ mA to 1.00 V for an $I_{OUTFS} =$ 2 mA. The optimum distortion performance for a single-ended or differential output is achieved when the maximum full-scale signal at I_{OUTA} and I_{OUTB} does not exceed 0.5 V. Applications requiring the AD9709's output (i.e., V_{OUTA} and/or V_{OUTB}) to extend its output compliance range should size R_{LOAD} accordingly. Operation beyond this compliance range will adversely affect the AD9709's linearity performance and subsequently degrade its distortion performance.

DIGITAL INPUTS

The AD9709's digital inputs consists of two independent channels. For the dual port mode, each DAC has its own dedicated 8-bit data port, WRT line and CLK line. In the interleaved timing mode, the function of the digital control pins changes as described below under the Interleaved Mode Timing section. The 8-bit parallel data inputs follow straight binary coding where DB7 is the most significant bit (MSB) and DB0 is the least significant bit (LSB). I_{OUTA} produces a full-scale output current when all data bits are at Logic 1. I_{OUTB} produces a complementary output with the full-scale current split between the two outputs as a function of the input code.

The digital interface is implemented using an edge-triggered master slave latch. The DAC outputs are updated following either the rising edge, or every other rising edge of the clock, depending on whether dual or interleaved mode is being used. The DAC outputs are designed to support a clock rate as high as 125 MSPS. The clock can be operated at any duty cycle that meets the specified latch pulsewidth. The setup and hold times can also be varied within the clock cycle as long as the specified minimum times are met, although the location of these transition edges may affect digital feedthrough and distortion performance. Best performance is typically achieved when the input data transitions on the falling edge of a 50% duty cycle clock.

DAC TIMING

The AD9709 can operate in two timing modes, dual and interleaved, which are described below. The block diagram in Figure 25 represents the latch architecture in the interleaved timing mode.

DUAL PORT MODE TIMING

When the mode pin is at Logic 1, the AD9709 operates in dual port mode. The AD9709 functions as two distinct DACs. Each DAC has its own completely independent digital input and control lines.

The AD9709 features a double buffered data path. Data enters the device through the channel input latches. This data is then transferred to the DAC latch in each signal path. Once the data is loaded into the DAC latch, the analog output will settle to its new value.

For general consideration, the WRT lines control the channel input latches and the CLK lines control the DAC latches. Both sets of latches are updated on the rising edge of their respective control signals.

The rising edge of CLK should occur before or simultaneously with the rising edge of WRT. Should the rising edge of CLK occur after the rising edge of WRT, a 2 ns minimum delay should be maintained from rising edge of WRT to rising edge of CLK.



Figure 23. Dual Mode Timing

Timing specifications for dual port mode are given in Figures 23 and 24.



Figure 24. Dual Mode Timing

INTERLEAVED MODE TIMING

When the mode pin is at Logic 0, the AD9709 operates in interleaved mode. WRT1 now functions as IQWRT and CLK1 functions as IQCLK. WRT2 functions as IQSEL and CLK2 functions as IQRESET.

Data enters the device on the rising edge of IQWRT. The logic level of IQSEL will steer the data to either Channel Latch 1 (IQSEL = 1) or to Channel Latch 2 (IQSEL = 0). Note: For proper operation, IQSEL should only change state when IQWRT and IQCLK are low.

When IQRESET is high, IQCLK is disabled. When IQRESET goes low, the following rising edge on IQCLK will update both DAC latches with the data present at their inputs. In the interleaved mode IQCLK is divided by 2 internally. Following this first rising edge, the DAC latches will only be updated on every other rising edge of IQCLK. In this way, IQRESET can be used to synchronize the routing of the data to the DACs.

As with the dual port mode, IQCLK should occur before or simultaneously with IQWRT.





Timing specifications for interleaved mode are given in Figures 26 and 27.



*APPLIES TO FALLING EDGE OF IQCLK/IQWRT AND IQSEL ONLY







The digital inputs are CMOS-compatible with logic thresholds, $V_{\text{THRESHOLD}}$, set to approximately half the digital positive supply (DVDD) or

$V_{THRESHOLD} = DVDD/2 \ (\pm 20\%)$

The internal digital circuitry of the AD9709 is capable of operating over a digital supply range of 3 V to 5.5 V. As a result, the digital inputs can also accommodate TTL levels when DVDD is set to accommodate the maximum high-level voltage of the TTL drivers $V_{OH}(MAX)$. A DVDD of 3 V to 3.3 V will typically ensure proper compatibility with most TTL logic families. Figure 28 shows the equivalent digital input circuit for the data and clock inputs. The sleep mode input is similar with the exception that it contains an active pull-down circuit, thus ensuring that the AD9709 remains enabled if this input is left disconnected.

Since the AD9709 is capable of being clocked up to 125 MSPS, the quality of the clock and data input signals are important in achieving the optimum performance. Operating the AD9709 with reduced logic swings and a corresponding digital supply (DVDD) will result in the lowest data feedthrough and on-chip digital noise. The drivers of the digital data interface circuitry should be specified to meet the minimum setup and hold times of the AD9709 as well as its required min/max input logic level thresholds.

Digital signal paths should be kept short and run lengths matched to avoid propagation delay mismatch. The insertion of a lowvalue resistor network (i.e., 20Ω to 100Ω) between the AD9709 digital inputs and driver outputs may be helpful in reducing any overshooting and ringing at the digital inputs that contribute to digital feedthrough. For longer board traces and high-data update rates, stripline techniques with proper impedance and termination resistors should be considered to maintain "clean" digital inputs.

The external clock driver circuitry should provide the AD9709 with a low-jitter clock input meeting the min/max logic levels while providing fast edges. Fast clock edges will help minimize any jitter that will manifest itself as phase noise on a reconstructed waveform. Thus, the clock input should be driven by the fastest logic family suitable for the application.



Figure 28. Equivalent Digital Input

Note that the clock input could also be driven via a sine wave, which is centered around the digital threshold (i.e., DVDD/2) and meets the min/max logic threshold. This will typically result in a slight degradation in the phase noise, which becomes more noticeable at higher sampling rates and output frequencies. Also, at higher sampling rates, the 20% tolerance of the digital logic threshold should be considered since it will affect the effective clock duty cycle and, subsequently, cut into the required data setup and hold times.



Figure 29. SINAD vs. Clock Placement @ f_{OUT} = 20 MHz

INPUT CLOCK AND DATA TIMING RELATIONSHIP

SNR in a DAC is dependent on the relationship between the position of the clock edges and the point in time at which the input data changes. The AD9709 is rising edge triggered, and so exhibits SNR sensitivity when the data transition is close to this edge. In general, the goal when applying the AD9709 is to make the data transition close to the falling clock edge. This becomes more important as the sample rate increases. Figure 29 shows the relationship of SNR to clock/data placement.

SLEEP MODE OPERATION

The AD9709 has a power down function that turns off the output current and reduces the supply current to less than 8.5 mA over the specified supply range of 3.0 V to 5.5 V and temperature range. This mode can be activated by applying a logic level 1 to the SLEEP pin. The SLEEP pin logic threshold is equal to $0.5 \times \text{AVDD}$. This digital input also contains an active pull-down circuit that ensures the AD9709 remains enabled if this input is left disconnected. The AD9709 takes less than 50 ns to power down and approximately 5 μ s to power back up.

POWER DISSIPATION

The power dissipation, P_D , of the AD9709 is dependent on several factors that include: (1) The power supply voltages (AVDD and DVDD), (2) the full-scale current output I_{OUTFS} , (3) the update rate f_{CLOCK} , (4) and the reconstructed digital input waveform. The power dissipation is directly proportional to the analog supply current, I_{AVDD} , and the digital supply current, I_{DVDD} . I_{AVDD} is directly proportional to I_{OUTFS} as shown in Figure 30 and is insensitive to f_{CLOCK} .

Conversely, I_{DVDD} is dependent on both the digital input waveform, f_{CLOCK} , and digital supply DVDD. Figures 31 and 32 show I_{DVDD} as a function of full-scale sine wave output ratios (f_{OUT}/f_{CLOCK}) for various update rates with DVDD = 5 V and DVDD = 3 V, respectively. Note how I_{DVDD} is reduced by more than a factor of 2 when DVDD is reduced from 5 V to 3 V.

APPLYING THE AD9709

Output Configurations

The following sections illustrate some typical output configurations for the AD9709. Unless otherwise noted, it is assumed that I_{OUTFS} is set to a nominal 20 mA. For applications requiring the optimum dynamic performance, a differential output configuration is suggested. A differential output configuration may consist of either an RF transformer or a differential op amp configuration. The transformer configuration provides the optimum high-frequency performance and is recommended for any application allowing for ac coupling. The differential op amp configuration is suitable for applications requiring dc coupling, a bipolar output, signal gain and/or level shifting, within the bandwidth of the chosen op amp.



Figure 30. I_{AVDD} vs. I_{OUTFS}



Figure 31. I_{DVDD} vs. Ratio @ DVDD = 5 V



Figure 32. I_{DVDD} vs. Ratio @ DVDD = 3 V

A single-ended output is suitable for applications requiring a unipolar voltage output. A positive unipolar output voltage will result if I_{OUTA} and/or I_{OUTB} is connected to an appropriately sized load resistor, R_{LOAD} , referred to ACOM. This configuration may be more suitable for a single-supply system requiring a dc-coupled, ground referred output voltage. Alternatively, an amplifier could be configured as an I-V converter, thus converting I_{OUTA} or I_{OUTB} into a negative unipolar voltage. This configuration provides the best dc linearity since I_{OUTA} or I_{OUTB} is maintained at a virtual ground. Note that I_{OUTA} provides slightly better performance than I_{OUTB} .

DIFFERENTIAL COUPLING USING A TRANSFORMER

An RF transformer can be used to perform a differential-tosingle-ended signal conversion as shown in Figure 33. A differentially coupled transformer output provides the optimum distortion performance for output signals whose spectral content lies within the transformer's passband. An RF transformer such as the Mini-Circuits T1-1T provides excellent rejection of common-mode distortion (i.e., even-order harmonics) and noise over a wide frequency range. It also provides electrical isolation and the ability to deliver twice the power to the load. Transformers with different impedance ratios may also be used for impedance matching purposes. Note that the transformer provides ac coupling only.



Figure 33. Differential Output Using a Transformer

The center tap on the primary side of the transformer must be connected to ACOM to provide the necessary dc current path for both I_{OUTA} and I_{OUTB} . The complementary voltages appearing at I_{OUTA} and I_{OUTB} (i.e., V_{OUTA} and V_{OUTB}) swing symmetrically around ACOM and should be maintained with the specified output compliance range of the AD9709. A differential resistor, R_{DIFF} , may be inserted in applications where the output of the transformer is connected to the load, R_{LOAD} , via a passive reconstruction filter or cable. R_{DIFF} is determined by the transformer's impedance ratio and provides the proper source termination that results in a low VSWR. Note that approximately half the signal power will be dissipated across R_{DIFF} .

DIFFERENTIAL COUPLING USING AN OP AMP

An op amp can also be used to perform a differential to singleended conversion as shown in Figure 34. The AD9709 is configured with two equal load resistors, R_{LOAD} , of 25 Ω . The differential voltage developed across I_{OUTA} and I_{OUTB} is converted to a single-ended signal via the differential op amp configuration. An optional capacitor can be installed across I_{OUTA} and I_{OUTB} , forming a real pole in a low-pass filter. The addition of this capacitor also enhances the op amps distortion performance by preventing the DACs high-slewing output from overloading the op amp's input.

The common-mode rejection of this configuration is typically determined by the resistor matching. In this circuit, the differential op amp circuit using the AD8047 is configured to provide

some additional signal gain. The op amp must operate off of a dual supply since its output is approximately ± 1.0 V. A high-speed amplifier capable of preserving the differential performance of the AD9709 while meeting other system level objectives (i.e., cost, power) should be selected. The op amp's differential gain, its gain setting resistor values, and full-scale output swing capabilities should all be considered when optimizing this circuit.

The differential circuit shown in Figure 35 provides the necessary level-shifting required in a single supply system. In this case, AVDD which is the positive analog supply for both the AD9709 and the op amp is also used to level-shift the differential output of the AD9709 to midsupply (i.e., AVDD/2). The AD8041 is a suitable op amp for this application.

SINGLE-ENDED UNBUFFERED VOLTAGE OUTPUT

Figure 36 shows the AD9709 configured to provide a unipolar output range of approximately 0 V to 0.5 V for a doubly terminated 50 Ω cable since the nominal full-scale current, I_{OUTFS} , of 20 mA flows through the equivalent $R_{\rm LOAD}$ of 25 Ω . In this case, $R_{\rm LOAD}$ represents the equivalent load resistance seen by I_{OUTA} or I_{OUTB} . The unused output (I_{OUTA} or I_{OUTB}) can be connected to ACOM directly or via a matching $R_{\rm LOAD}$. Different values of $I_{\rm OUTFS}$ and $R_{\rm LOAD}$ can be selected as long as the positive compliance range is adhered to. One additional consideration in this mode is the integral nonlinearity (INL) as discussed in the Analog Output section of this data sheet. For optimum INL performance, the single-ended, buffered voltage output configuration is suggested.



Figure 34. DC Differential Coupling Using an Op Amp



Figure 35. Single Supply DC Differential Coupled Circuit



Figure 36. 0 V to 0.5 V Unbuffered Voltage Output

SINGLE-ENDED, BUFFERED VOLTAGE OUTPUT CONFIGURATION

Figure 37 shows a buffered single-ended output configuration in which the op amp U1 performs an I-V conversion on the AD9709 output current. U1 maintains I_{OUTA} (or I_{OUTB}) at a virtual ground, thus minimizing the nonlinear output impedance effect on the DAC's INL performance as discussed in the Analog Output section. Although this single-ended configuration typically provides the best dc linearity performance, its ac distortion performance at higher DAC update rates may be limited by U1's slewing capabilities. U1 provides a negative unipolar output voltage and its full-scale output voltage is simply the product of R_{FB} and I_{OUTFS} . The full-scale output should be set within U1's voltage output swing capabilities by scaling I_{OUTFS} and/or R_{FB}. An improvement in ac distortion performance may result with a reduced I_{OUTFS} since the signal current U1 will be required to sink will be subsequently reduced.



Figure 37. Unipolar Buffered Voltage Output



Figure 38. AVDD Power Supply Rejection Ratio

POWER AND GROUNDING CONSIDERATIONS, POWER SUPPLY REJECTION

Many applications seek high-speed and high-performance under less than ideal operating conditions. In these application circuits, the implementation and construction of the printed circuit board is as important as the circuit design. Proper RF techniques must be used for device selection, placement and routing as well as power supply bypassing and grounding to ensure optimum performance.

One factor that can measurably affect system performance is the ability of the DAC output to reject dc variations or ac noise superimposed on the analog or digital dc power distribution. This is referred to as the Power Supply Rejection Ratio. For dc variations of the power supply, the resulting performance of the DAC directly corresponds to a gain error associated with the DAC's full-scale current, I_{OUTFS} . AC noise on the DC supplies is common in applications where the power distribution is generated by a switching power supply. Typically, switching power supply noise will occur over the spectrum from tens of kHz to several MHz. The PSRR vs. frequency of the AD9709 AVDD supply over this frequency range is shown in Figure 38.

Note that the units in Figure 38 are given in units of (amps out/ volts in). Noise on the analog power supply has the effect of modulating the internal current sources, and therefore the output current. The voltage noise on AVDD, therefore, will be added in a nonlinear manner to the desired I_{OUT} . PSRR is very code dependent, thus producing mixing effects which can modulate low-frequency power supply noise to higher frequencies. Worst case PSRR for either one of the differential DAC outputs will occur when the full-scale current is directed towards that output. As a result, the PSRR measurement in Figure 38 represents a worst-case condition in which the digital inputs remain static and the full-scale output current of 20 mA is directed to the DAC output being measured.

An example serves to illustrate the effect of supply noise on the analog supply. Suppose a switching regulator with a switching frequency of 250 kHz produces 10 mV of noise and for simplicity sake (i.e., ignore harmonics), all of this noise is concentrated at 250 kHz. To calculate how much of this undesired noise will appear as current noise superimposed on the dc's full-scale current, I_{OUTFS} , one must determine the PSRR in dB using Figure 38 at 250 kHz. To calculate the PSRR for a given R_{LOAD} , such that the units of PSRR are converted from A/V to V/V, adjust the curve in Figure 38 by the scaling factor 20 × Log (R_{LOAD}). For instance, if R_{LOAD} is the PSRR is reduced by 34 dB (i.e., PSRR of the DAC at 250 kHz which is 85 dB in Figure 38 becomes 51 dB V_{OUT}/V_{IN}).

Proper grounding and decoupling should be a primary objective in any high-speed, high-resolution system. The AD9709 features separate analog and digital supply and ground pins to optimize the management of analog and digital ground currents in a system. In general, AVDD, the analog supply, should be decoupled to ACOM, the analog common, as close to the chip as physically possible. Similarly, DVDD, the digital supply, should be decoupled to DCOM as close to the chip as physically possible.



Figure 39. Differential LC Filter for Single 5 V and 3 V Applications

For those applications that require a single 5 V or 3 V supply for both the analog and digital supplies, a clean analog supply may be generated using the circuit shown in Figure 39. The circuit consists of a differential LC filter with separate power supply and return lines. Lower noise can be attained by using low-ESR type electrolytic and tantalum capacitors.

APPLICATIONS

Using the AD9709 for Quadrature Amplitude Modulation

QAM is one of the most widely used digital modulation schemes in digital communications systems. This modulation technique can be found in FDM as well as spread spectrum (i.e., CDMA) based systems. A QAM signal is a carrier frequency that is modulated in both amplitude (i.e., AM modulation) and phase (i.e., PM modulation). It can be generated by independently modulating two carriers of identical frequency but with a 90° phase difference. This results in an in-phase (I) carrier component and a quadrature (Q) carrier component at a 90° phase shift with respect to the I component. The I and Q components are then summed to provide a QAM signal at the specified carrier frequency.



Figure 40. Typical Analog QAM Architecture

A common and traditional implementation of a QAM modulator is shown in Figure 40. The modulation is performed in the analog domain in which two DACs are used to generate the baseband I and Q components. Each component is then typically applied to a Nyquist filter before being applied to a quadrature mixer. The matching Nyquist filters shape and limit each components spectral envelope while minimizing intersymbol interference. The DAC is typically updated at the QAM symbol rate or possibly a multiple of it if an interpolating filter precedes the DAC. The use of an interpolating filter typically eases the implementation and complexity of the analog filter, which can be a significant contributor to mismatches in gain and phase between the two baseband channels. A quadrature mixer modulates the I and Q components with the in-phase and quadrature carrier frequency and then sums the two outputs to provide the QAM signal.

In this implementation, it is much more difficult to maintain proper gain and phase matching between the I and Q channels. The circuit implementation shown in Figure 41 helps improve upon the matching between the I and Q channels, as well as showing a path for up-conversion using the AD8346 quadrature modulator. The AD9709 provides both I and Q DACs as well as a common reference that will improve the gain matching and stability. R_{CAL} can be used to compensate for any mismatch in gain between the two channels. The mismatch may be attributed to the mismatch between R_{SET1} and R_{SET2} , effective load resistance of each channel, and/or the voltage offset of the control amplifier in each DAC. The differential voltage outputs of both DACs in the AD9709 are fed into the respective differential inputs of the AD8346 via matching networks.

I and Q digital data can be fed into the AD9709 in two different ways. In dual port mode, The digital I information drives one input port, while the digital Q information drives the other input port. If no interpolation filter precedes the DAC, the symbol rate will be the rate at which the system clock drives the CLK and WRT pins on the AD9709. In interleaved mode, the digital input stream at Port I contains the I and the Q information in alternating digital words. Using IQSEL and IQRESET, the AD9709 can be synchronized to the I and Q data stream. The internal timing of the AD9709 routes the selected I and Q data to the correct DAC output. In interleaved mode, if no interpolation filter precedes the AD9709, the symbol rate will be half that of the system clock driving the digital datastream and the IQWRT and IQCLK pins on the AD9709.



Figure 41. Baseband QAM Implementation Using an AD9709 and AD8346

CDMA

Carrier Division Multiple Access, or CDMA, is an air transmit/ receive scheme where the signal in the transmit path is modulated with a pseudorandom digital code (sometimes referred to as the spreading code). The effect of this is to spread the transmitted signal across a wide spectrum. Similar to a DMT waveform, a CDMA waveform containing multiple subscribers can be characterized as having a high peak to average ratio (i.e., crest factor), thus demanding highly linear components in the transmit signal path. The bandwidth of the spectrum is defined by the CDMA standard being used, and in operation is implemented by using a spreading code with particular characteristics.

Distortion in the transmit path can lead to power being transmitted out of the defined band. The ratio of power transmitted in-band to out-of-band is often referred to as Adjacent Channel Power (ACP). This is a regulatory issue due to the possibility of interference with other signals being transmitted by air. Regulatory bodies define a spectral mask outside of the transmit band, and the ACP must fall under this mask. If distortion in the transmit path causes the ACP to be above the spectral mask, then filtering, or different component selection is needed to meet the mask requirements.

Figure 42 shows the AD9709/AD8346 application circuit of Figure 41 reconstructing a wideband, or W-CDMA test vector with a bandwith of 8 MHz, centered at 2.4 GHz and being sampled at 62.5 MHz. The IF frequency at the DAC output is 15.625 MHz. ACPR for the given test vector is measured at greater than 54 dB.



Figure 42. CDMA Signal, 8 M Chips Sampled at 65 MSPS, Recreated at 2.4 GHz, Adjacent Channel Power > 54 dBm

Figure 43 shows an example of the AD9709 used in a W-CDMA transmitter application using the AD6122 CDMA 3 V IF subsystem. The AD6122 has functions, such as external gain control and low-distortion characteristics, needed for the superior Adjacent Channel Power (ACP) requirements of W-CDMA.



Figure 43. CDMA Transmit Application Using AD9709 and AD6122

EVALUATION BOARD

General Description

The AD9709-EB is an evaluation board for the AD9709 8-bit dual D/A converter. Careful attention to layout and circuit design, combined with a prototyping area, allow the user to easily and effectively evaluate the AD9709 in any application where high resolution, high speed conversion is required. This board allows the user flexibility to operate the AD9709 in various configurations. Possible output configurations include transformer coupled, resistor terminated, and single and differential outputs. The digital inputs can be used in dual port or interleaved mode, and are designed to be driven from various word generators, with the on-board option to add a resistor network for proper load termination. When operating the AD9709, best performance is obtained when running the Digital Supply (DVDD) at 3 V and the Analog Supply (AVDD) at 5 V.



Figure 44. Power Decoupling and Clocks on AD9709 Evaluation Board

	DIGITAL INPUT SIGNAL CONDITIONING	
	RP3 RP1 RP13 RP11	
		→ R9
		S S S
	╒╝╛╄╒╔╘└╴╴┼╴╺╔╔╻╔┼╝╝╞╔╒└╴╶┼╴╺╔ <u>╔</u> ╔┽╽╝╕┢╔╘└╴╴╎╴╺╔╔╽╝┆╢╝╘╔╘└╴╴╎	
INP1 RP5, 10Ω	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	
$\begin{array}{c c} 2 & P1 \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \begin{array}{c} P1 \\ \hline \end{array} \\ \hline \end{array} \\ \hline \\ INP2 \\ \hline \end{array} \\ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 1 \\ 16 \\ 16 \\ \hline \end{array} \\ \hline \end{array} \\ \begin{array}{c} 1 \\ 16 \\ 16 \\ \hline \end{array} \\ \hline \end{array} \\ \begin{array}{c} 1 \\ 16 \\ 16 \\ \hline \end{array} \\ \hline \end{array} \\ \begin{array}{c} 1 \\ 16 \\ 16 \\ \hline \end{array} \\ \hline \end{array} \\ \begin{array}{c} 1 \\ 16 \\ 16 \\ \hline \end{array} \\ \begin{array}{c} 1 \\ 16 \\ 16 \\ \hline \end{array} \\ \begin{array}{c} 1 \\ 16 \\ 16 \\ \hline \end{array} \\ \begin{array}{c} 1 \\ 16 \\ 16 \\ \hline \end{array} \\ \begin{array}{c} 1 \\ 16 \\ 16 \\ \hline \end{array} \\ \begin{array}{c} 1 \\ 16 \\ 16 \\ 16 \\ 16 \\ 16 \\ 16 \\ 16 \\$	RP5, 10Ω	O DUTP1
$(4 P1)$ $(P1 3)$ INP3 BP5, 10 Ω		O DUTP2
6 P1 P1 5 INP4 3 W 14	BP5. 10Ω	O DUTP3
● (8 P1) (P1 7)		O DUTP4
10 P1 P1 9 INP5 RP5, 10Ω 12	▲	O DUTP5
(12 P1) (P1 11) INP6	RP5, 10Ω I I I 6 ^w 11 I	O DUTP6
INP7 RP5, 10Ω INP7 TP5, 10Ω INP7 TP5, 10Ω INP7 TP5, 10Ω INP2 TP5, 10Ω INP2 TP5, 10Ω		
• 16 P1 (P1 15) INP8 7 10	RP5, 10Ω	
$INP9$ RP6, 10 Ω	8 ⁷⁷⁷ 9	
	RP6, 10Ω	
INP11 RP6, 10Ω	2 ^w 15	O DUTP10
• <u>22 P1</u> <u>P1 21</u> <u>INP12</u> <u>3</u> <u>14</u>	RP6, 10Ω	O DUTP11
	4 ⁴ / ₁₃	O DUTP12
€ (26 P1) (P1 25) 10 5	RP6. 10Ω	O DUTP13
• 28 P1 P1 27 INP14 3 12		O DUTP14
• <u>30 P1</u> (P1 29 0		
• 32 P1 (P1 31)0		
(34 P1) (P1 33) INCK1	RP6, 10Ω 8 ^{WV} 9	
• 36 P1) (P1 35) •••••	8 9	
• 38 P1) (P1 37) • •		
• (40 P1) (P1 39) 0	RP4 RP2 RP14 RP12	
		R9
	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
- <u>(2 P2)</u> (P2 1) INP23 RP7, 10Ω	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	
(2 P2) (P2 1) INP23 RP7, 10Ω (1 P2 3) INP24 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	RCOM R1 R9 RCOM R1 R9 RCOM R1 R1 1 22Ω 22Ω RCOM R1 R1 R2 RCOM R1 R1 1 23 4 5 6 7 8 9 10 1 22Ω RCOM R1 R1 R2 RCOM R1 1 23 4 5 6 7 8 9 10 1 23 4 5 6 7 8 9 10 1 23 4 5 6 7 8 9 10 1 23 4 5 6 7 8 9 10 1 23 4 5 6 7 8 9 10 1 23 4 5 6 7 8 9 10 1 23 4 5 6 7 8 9 10 1 23 4 5 6 7 8 9 10 1 23 4 5 6 7 8 9 10 1 23 4 5 6 7 8 9 10 1 23 4 5 6 7 8 9 10 1 23 4 5 6 7 8 9 10 1 23 4 5 6 7 8 9 10 1 23 4 5 6 7 8 9 10 1 23 4 5 6 7 8 9 10 1 23 4 5 6 7 8 9 10 1 2 3 4 5 6 7 8 9 10 1 2 3 4 5 6 7 8 9 10 1 2 3 4 5 6 7 8 9 10 1 2 3 4 5 6 7 8 9 10 1 2 3 4 5 6 7 8 9 10 1 2 3 4 5 6 7 8 9 10 1 1 2 3 4 5 6 7 8 9 10 1 1 2 3 4 5 6 7 8 9 10 1 1 2 3 4 5 6 7 8 9 10 1 1 2 3 4 5 6 7 8 9 10 1 1 2 3 4 5 6 7 8 9 10 1 1 1 2 3 4 5 6 7 8	
	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	7 8 9 10
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	• DUTP23 • DUTP24 • DUTP25
2 P2 P2 INP23 RP7, 10Ω 4 P2 P2 INP24 1 ^w 16 6 P2 P2 INP25 RP7, 10Ω 6 P2 P2 NP25 RP7, 10Ω 8 P2 P2 NP26 3 ^w 14	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	• DUTP23 • DUTP24 • DUTP25 • DUTP26
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	• DUTP23 • DUTP23 • DUTP24 • DUTP25 • DUTP26 • DUTP27
2 P2 P2 1 INP23 RP7, 10Ω 4 P2 P2 3 INP24 1 16 6 P2 P2 5 INP25 RP7, 10Ω 6 P2 7 INP26 3 14 8 P2 P2 9 INP27 RP7, 10Ω 10 P2 P2 11 INP28 5 12 12 P2 P2 11 INP28 FW7, 10Ω	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	• DUTP23 • DUTP23 • DUTP24 • DUTP25 • DUTP26 • DUTP27 • DUTP28
2 P2 P2 1 INP23 RP7, 10Ω 4 P2 P2 3 INP24 1 16 6 P2 P2 5 INP25 RP7, 10Ω 6 P2 7 INP26 3 14 8 P2 P2 11 INP28 5 12 12 P2 P2 11 INP28 5 12 12 P2 P2 11 INP28 RP7, 10Ω 14 P2 P2 11 INP29 RP7, 10Ω 14 P2 P2 13 INP29 RP7, 10Ω	RCOM R1 R9 RCOM R1 R9 RCOM R1 R1 1 220 200 200	O DUTP23 O DUTP24 O DUTP24 O DUTP25 O DUTP26 O DUTP27 O DUTP28 O DUTP29
2 P2 P2 1 INP23 RP7, 10Ω 4 P2 P2 3 INP24 1 16 6 P2 7 INP25 RP7, 10Ω 6 P2 7 INP26 3 14 8 P2 P2 9 INP27 RP7, 10Ω 10 P2 P2 9 INP27 RP7, 10Ω 12 P2 P2 11 INP28 5 12 12 P2 P2 11 INP29 RP7, 10Ω 14 P2 P2 15 INP30 7 10	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	• DUTP23 • DUTP23 • DUTP24 • DUTP25 • DUTP26 • DUTP27 • DUTP28
2 P2 P2 1 INP23 RP7, 10Ω 4 P2 P2 3 INP24 1 16 6 P2 7 INP25 RP7, 10Ω 6 P2 7 INP26 3 14 8 P2 P2 9 INP27 RP7, 10Ω 10 P2 P2 9 INP27 RP7, 10Ω 12 P2 P2 11 INP28 5 12 12 P2 P2 13 INP29 RP7, 10Ω 14 P2 P2 15 INP30 7 10 16 P2 P2 17 INP31 RP8, 10Ω 18 P2 P2 17 INP31 RP8, 10Ω	RCOM R1 R9 RCOM R1 R9 RCOM R1 R1 1 200	O DUTP23 O DUTP24 O DUTP24 O DUTP25 O DUTP26 O DUTP27 O DUTP28 O DUTP29
2 P2 P2 1 INP23 RP7, 10Ω 4 P2 P2 3 INP24 1 16 6 P2 P2 5 INP25 RP7, 10Ω 6 P2 7 INP26 3 14 8 P2 P2 9 INP27 RP7, 10Ω 10 P2 P2 9 INP27 RP7, 10Ω 12 P2 P2 11 INP28 5 12 12 P2 P2 11 INP29 RP7, 10Ω 14 P2 P2 15 INP30 7 10 16 P2 P2 15 INP30 7 10 18 P2 P2 17 INP31 RP8, 10Ω 18 P2 P2 19 INP32 1 16	RCOM R1 R9 RCOM R1 R9 RCOM R1 R1 1 220 200 200	O DUTP23 O DUTP24 O DUTP24 O DUTP25 O DUTP26 O DUTP27 O DUTP28 O DUTP29 O DUTP29 O DUTP30
2 P2 P2 1 INP23 RP7, 10Ω 4 P2 P2 3 INP24 1 1 6 6 P2 P2 5 INP25 RP7, 10Ω 6 P2 P2 5 INP25 RP7, 10Ω 6 P2 P2 9 INP27 RP7, 10Ω 10 P2 P2 9 INP27 RP7, 10Ω 12 P2 P2 11 INP28 5 12 12 P2 P2 13 INP29 RP7, 10Ω 14 P2 P2 13 INP29 RP7, 10Ω 16 P2 P2 15 INP30 7 10 16 P2 P2 15 INP31 RP8, 10Ω 18 P2 P2 17 INP31 RP8, 10Ω 18 P2 P2 19 INP32 1 16 20 P2 P2 19 INP33 RP8, 10Ω 22 P2 P2 P2 21 INP33 RP8, 10Ω	RCOM R1 R2 RCOM R1 R2 RCOM R1 R2	O DUTP23 O DUTP23 O DUTP24 O DUTP25 O DUTP26 O DUTP27 O DUTP28 O DUTP28 O DUTP30 O DUTP31
2 P2 INP23 RP7, 10Ω 4 P2 P2 1 INP24 1 16 4 P2 P2 3 INP25 RP7, 10Ω 6 P2 P2 5 INP26 3 14 8 P2 P2 1 INP26 3 14 10 P2 P2 1 INP28 5 12 12 P2 P2 13 INP29 RP7, 10Ω 14 P2 P2 10 10 16 P2 10 10 16 10 10 16 10 10 16 10 10 16 10 10 10 16 10 </td <td>RCOM R1 R9 RCOM R1 R1 R0 R1</td> <td>O DUTP23 O DUTP24 O DUTP24 O DUTP25 O DUTP26 O DUTP27 O DUTP27 O DUTP28 O DUTP29 O DUTP30 O DUTP31 O DUTP32</td>	RCOM R1 R9 RCOM R1 R1 R0 R1	O DUTP23 O DUTP24 O DUTP24 O DUTP25 O DUTP26 O DUTP27 O DUTP27 O DUTP28 O DUTP29 O DUTP30 O DUTP31 O DUTP32
2 P2 INP23 RP7, 10Ω 4 P2 P2 1 INP24 1 16 4 P2 P2 3 INP25 RP7, 10Ω 6 P2 P2 5 INP26 3 14 8 P2 P2 7 INP27 RP7, 10Ω 10 P2 P2 11 INP28 5 12 12 P2 P2 13 INP29 RP7, 10Ω 14 P2 P2 10 INP28 5 12 12 P2 P2 15 INP30 7 10 16 P2 P2 10 INP32 1 16 20 P2 10 INP33 RP8, 10Ω 14 14 P2 P2 1 INP33 RP8, 10Ω 14 24 P2 P2 10 INP34 3 14 24 P2 P2 P2 INP35 RP8, 10Ω 25 </td <td>RCOM R1 R9 RCOM R1 R1 R0 R1 R1<td>O DUTP23 O DUTP23 O DUTP24 O DUTP25 O DUTP25 O DUTP26 O DUTP27 O DUTP27 O DUTP28 O DUTP29 O DUTP30 O DUTP31 O DUTP32 O DUTP32 O DUTP33</td></td>	RCOM R1 R9 RCOM R1 R1 R0 R1 R1 <td>O DUTP23 O DUTP23 O DUTP24 O DUTP25 O DUTP25 O DUTP26 O DUTP27 O DUTP27 O DUTP28 O DUTP29 O DUTP30 O DUTP31 O DUTP32 O DUTP32 O DUTP33</td>	O DUTP23 O DUTP23 O DUTP24 O DUTP25 O DUTP25 O DUTP26 O DUTP27 O DUTP27 O DUTP28 O DUTP29 O DUTP30 O DUTP31 O DUTP32 O DUTP32 O DUTP33
2 P2 INP23 RP7, 10Ω 4 P2 P2 INP24 1 16 6 P2 P2 INP25 RP7, 10Ω 6 P2 P2 INP26 3 14 8 P2 P2 INP27 RP7, 10Ω 10 P2 P2 INP27 RP7, 10Ω 10 P2 P2 INP28 5 12 12 P2 P2 INP29 RP7, 10Ω 14 P2 P2 15 INP30 7 10 16 P2 P2 17 INP31 RP8, 10Ω 1 18 P2 P2 19 INP33 RP8, 10Ω 1 20 P2 P2 INP33 RP8, 10Ω 3 14 22 P2 P2 INP34 3 14	RCOM R1 ROM R1 ROM R1 ROM R1 1 23 4 5 6 7 8 9 1 23 4 5 6 7 8 9 1 23 4 5 6 7 8 9 1 1 23 4 5 6 7 8 9 1 1 23 4 5 6 7 8 9 1 1 23 4 5 6 7 8 9 1 1 23 4 5 6 7 8 9 1 1 23 4 5 6 7 8 9 1 1 23 4 5 6 7 8 9 1	O DUTP23 O DUTP23 O DUTP24 O DUTP25 O DUTP25 O DUTP26 O DUTP27 O DUTP27 O DUTP28 O DUTP30 O DUTP31 O DUTP33 O DUTP33 O DUTP34
2 P2 INP23 RP7, 10Ω 4 P2 P2 INP24 1 6 P2 F2 INP25 RP7, 10Ω 6 P2 F2 INP26 3 14 8 P2 7 INP26 3 14 10 P2 9 INP27 RP7, 10Ω 10 P2 P2 INP27 RP7, 10Ω 10 P2 P2 INP27 RP7, 10Ω 14 P2 P2 INP30 7 10 16 P2 P2 INP30 7 10 16 P2 P2 INP31 RP8, 10Ω 20 P2 P2 INP33 RP8, 10Ω 22 P2 P2 INP33 RP8, 10Ω 22 P2 P2 INP34 3 14 24 P2 P2 INP35 RP8, 10Ω 5 12 28 P2	RCOM R1 R9 RCOM R1 R1 R0 R1 R1 <td>O DUTP23 O DUTP23 O DUTP24 O DUTP25 O DUTP26 O DUTP26 O DUTP27 O DUTP28 O DUTP29 O DUTP30 O DUTP31 O DUTP32 O DUTP33 O DUTP34 O DUTP35</td>	O DUTP23 O DUTP23 O DUTP24 O DUTP25 O DUTP26 O DUTP26 O DUTP27 O DUTP28 O DUTP29 O DUTP30 O DUTP31 O DUTP32 O DUTP33 O DUTP34 O DUTP35
2 P2 P2 INP23 RP7, 10Ω 4 P2 P2 INP24 1 ¹ 6 P2 P2 INP25 RP7, 10Ω 6 P2 P2 INP25 RP7, 10Ω 6 P2 P2 INP26 3 ¹⁴ 8 P2 P2 INP27 RP7, 10Ω 10 P2 P2 INP27 RP7, 10Ω 10 P2 P2 INP28 5 ¹² 12 P2 P2 INP30 7 ¹⁰ 16 P2 P2 INP31 RP8, 10Ω 18 P2 P2 INP33 RP8, 10Ω 20 P2 P2 INP33 RP8, 10Ω 22 P2 P2 INP34 3 ¹⁴ 24 P2 P2 INP35 RP8, 10Ω 28 P2 P2 P2 INP36 5 ¹² 30 P2 P2 P2 P2 P2	RCOM R1 R0 R1	O DUTP23 O DUTP23 O DUTP24 O DUTP25 O DUTP26 O DUTP26 O DUTP27 O DUTP28 O DUTP29 O DUTP30 O DUTP31 O DUTP31 O DUTP32 O DUTP33 O DUTP34 O DUTP35
2 P2 INP23 RP7, 10Ω 4 P2 P2 INP24 1 ¹ / ¹⁶ 4 P2 P2 INP25 RP7, 10Ω 6 P2 F2 INP25 RP7, 10Ω 6 P2 F2 INP26 3 ¹⁴ 8 P2 F2 INP27 RP7, 10Ω 10 P2 9 INP27 RP7, 10Ω 11 P2 P2 1 INP28 5 ¹² 12 P2 P2 1 INP29 RP7, 10Ω 14 P2 P2 1 INP28 5 ¹² 12 P2 P2 1 INP30 7 ¹⁰ 16 P2 P2 1 INP31 RP8, 10Ω 18 P2 P2 1 INP33 RP8, 10Ω 22 P2 P2 INP36 5 ¹² 28 P2 P2 27 INP36 5 ¹² 30	RCOM R1 R0 R1	o DUTP23 o DUTP24 o DUTP25 o DUTP26 o DUTP27 o DUTP28 o DUTP29 o DUTP30 o DUTP31 o DUTP33 o DUTP35 o DUTP35 o DUTP35 o DUTP36
2 P2 P2 INP23 RP7, 10Ω 4 P2 P2 INP24 1 ¹¹ 6 P2 F2 INP25 RP7, 10Ω 6 P2 F2 INP26 3 ¹⁴ 8 P2 F2 INP27 RP7, 10Ω 10 P2 9 INP27 RP7, 10Ω 11 P2 P2 1 INP26 3 ¹⁴ 10 P2 P2 INP27 RP7, 10Ω 11 P2 P2 1 INP28 5 ¹² 12 P2 P2 1 INP30 7 ¹⁰⁰ 16 P2 F2 15 INP30 7 ¹⁰⁰ 18 P2 (P2 19 INP32 1 ¹⁶ 20 P2 P2 INP33 RP8, 10Ω 22 P2 P2 INP33 3 ¹⁴ 24 P2 P2 P2 INP36 5 ¹² 30	RCOM R1 R0 R1	O DUTP23 O DUTP23 O DUTP24 O DUTP25 O DUTP26 O DUTP26 O DUTP27 O DUTP28 O DUTP29 O DUTP30 O DUTP31 O DUTP31 O DUTP32 O DUTP33 O DUTP34 O DUTP35
2 P2 (P2 1) INP23 RP7, 10Ω 4 P2 P2 3 INP24 1 16 4 P2 P2 5 INP25 RP7, 10Ω 6 P2 P2 5 INP26 3 14 6 P2 P2 5 INP27 RP7, 10Ω 10 P2 P2 13 INP28 5 12 12 P2 P2 13 INP29 RP7, 10Ω 14 P2 P2 13 INP30 7 10 16 P2 P2 15 INP30 7 10 16 P2 P2 19 INP33 RP8, 10Ω 18 P2 P2 19 INP33 RP8, 10Ω 22 P2 P2 23 INP34 3 14 24 P2 P2 23 INP36 5 12 30 P2 P2 33 O 3 14 24 P2 P2 33 O 3	RCOM R1 R1	o DUTP23 o DUTP24 o DUTP25 o DUTP26 o DUTP27 o DUTP28 o DUTP29 o DUTP30 o DUTP31 o DUTP33 o DUTP35 o DUTP35 o DUTP35 o DUTP36
2 P2 P2 </td <td>RCOM R1 R1 RCOM R1 R1</td> <td>o DUTP23 o DUTP24 o DUTP25 o DUTP26 o DUTP27 o DUTP28 o DUTP29 o DUTP30 o DUTP31 o DUTP33 o DUTP35 o DUTP35 o DUTP35 o DUTP36</td>	RCOM R1 R1	o DUTP23 o DUTP24 o DUTP25 o DUTP26 o DUTP27 o DUTP28 o DUTP29 o DUTP30 o DUTP31 o DUTP33 o DUTP35 o DUTP35 o DUTP35 o DUTP36
2 P2 (P2 1) INP23 RP7, 10Ω 4 P2 P2 3 INP24 1 16 4 P2 P2 5 INP25 RP7, 10Ω 6 P2 P2 5 INP26 3 14 6 P2 P2 5 INP27 RP7, 10Ω 10 P2 P2 13 INP28 5 12 12 P2 P2 13 INP29 RP7, 10Ω 14 P2 P2 13 INP30 7 10 16 P2 P2 15 INP30 7 10 16 P2 P2 19 INP33 RP8, 10Ω 18 P2 P2 19 INP33 RP8, 10Ω 22 P2 P2 23 INP34 3 14 24 P2 P2 23 INP36 5 12 30 P2 P2 33 O 3 14 24 P2 P2 33 O 3	RCOM R1 R0 R1	o DUTP23 o DUTP24 o DUTP25 o DUTP26 o DUTP27 o DUTP28 o DUTP29 o DUTP30 o DUTP31 o DUTP33 o DUTP35 o DUTP35 o DUTP35 o DUTP36

Figure 45. Digital Input Signal Conditioning



Figure 46. AD9709 and Output Signal Conditioning



Figure 47. Assembly, Top Side



Figure 48. Assembly, Bottom Side



Figure 49. Layer 1, Top Side



Figure 50. Layer 2, Ground Plane



Figure 51. Layer 3, Power Plane



Figure 52. Layer 4, Bottom Side

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

48-Lead Thin Plastic Quad Flatpack (LQFP) (ST-48)

