SLAS007 – AUGUST 1985 – REVISED OCTOBER 1986

- 8-Bit Resolution
- Easy Microprocessor Interface or Stand-Alone Operation
- Operates Ratiometrically or With 5-V Reference
- 4- or 8-Channel Multiplexer Options With Address Logic
- Shunt Regulator Allows Operation With High-Voltage Supplies
- Input Range 0 to 5 V With Single 5-V Supply
- Remote Operation With Serial Data Link
- Inputs and Outputs are Compatible With TTL and MOS
- Conversion Time of 32 μ s at f_{clock} = 250 kHz
- Designed to Be Interchangeable With National Semiconductor ADC0834 and ADC0838

DEVICE	TOTAL UNADJUSTED ERROR						
DEVICE	A SUFFIX	B SUFFIX					
ADC0834	±1 LSB	\pm 1/2 LSB					
ADC0838	±1 LSB	± 1/2 LSB					

description

These devices are 8-bit successive- approximation analog-to-digital converters, each with an input-configurable multichannel multiplexer and serial input/output. The serial input/ output is configured to interface with standard shift registers or microprocessors. Detailed information on interfacing with most popular microprocessors is readily available from the factory.

The ADC0834 (4-channel) and ADC0838 (8-channel) multiplexer is software configured forsingle-ended or differential inputs as well as pseudo-differential input assignments. The differential analog voltage input allows for common-mode rejection or offset of the analog zero input voltage value. In addition, the voltage reference input can be adjusted to allow encoding any smaller analog voltage span to the full 8 bits of resolution.

AD0834 . . . N PACKAGE (TOP VIEW) V+ 14 🛛 V_{CC} CS 13 🛛 DI 2 CH0[12 CLK 3 CH1 11 SARS 4 10 DO CH2 5 9 REF CH3 6 8 ANLG GND DGTL GND 7 ADC0838 ... N PACKAGE (TOP VIEW) CH0 20 Vcc 19 V+ CH1 [2 18 CS CH2 3 CH3 🛛 4 17 🛛 DI CH4 🛛 5 16[] CLK CH5 15 SARS 6 14 DO CH6 7 13 SE CH7 8 12 REF СОМ [9 DGTL GND 10 11 ANLG GND ADC0838 ... FN PACKAGE (TOP VIEW) CH2 CH2 CH2 CH2 CH2 CH2 CH2 3 2 1 20 19 CS CH3 18 CH4 П 5 DI 17 CH5 Π_{6} CLK 16 SARS CH6 7 15 CH7 Π8 14 DO 9 10 11 12 13 GND GND SEF COM

DGTL

The ADC0834AC, ADC0834BC, ADC0838AC, and ADC0838BC are characterized for operation from 0°C to 70°C. The ADC0834AI, ADC0834BI, ADC0838AI, and ADC0838BI are characterized for operation from –40°C to 85°C.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SLAS007 - AUGUST 1985 - REVISED OCTOBER 1986



NOTE A: For the ADC0834, DI is input directly to the D input of SELECT 1; SELECT 0 is forced to a high.



POST OFFICE BOX 655303
DALLAS, TEXAS 75265
POST OFFICE BOX 1443
HOUSTON, TEXAS
77251–1443

functional description

The ADC0834 and ADC0838 use a sample data comparator structure that converts differential analog inputs by a successive-approximation routine. Operation of both devices is similar with the exception of SE, an analog common input, and multiplexer addressing. The input voltage to be converted is applied to a channel terminal and is compared to ground (single-ended), to an adjacent input (differential), or to a common terminal (pseudo-differential) that can be an arbitrary voltage. The input terminals are assigned a positive (+) or negative (-) polarity. If the signal input applied to the assigned positive terminal is less than the signal on the negative terminal, the converter output is all zeros.

Channel selection and input configuration are under software control using a serial data link from the controlling processor. A serial-communication format allows more functions to be included in a converter package with no increase in size. In addition, it eliminates the transmission of low-level analog signals by locating the converter at the analog sensor and communicating serially with the controlling processor. This process returns noise-free digital data to the processor.

A particular input configuration is assigned during the multiplexer addressing sequence. The multiplexer address is shifted into the converter through the data input (DI) line. The multiplexer address selects the analog inputs to be enabled and determines whether the input is single-ended or differential. When the input is differential, the polarity of the channel input is assigned. Differential inputs are assigned to adjacent channel pairs. For example, channel 0 and channel 1 may be selected as a differential pair. These channels cannot act differentially with any other channel. In addition to selecting the differential mode, the polarity may also be selected. Either channel of the channel pair may be designated as the negative or positive input.

The common input on the ADC0838 can be used for a pseudo-differential input. In this mode, the voltage on the common input is considered to be the negative differential input for all channel inputs. This voltage can be any reference potential common to all channel inputs. Each channel input can then be selected as the positive differential input. This feature is useful when all analog circuits are biased to a potential other than ground.

A conversion is initiated by setting \overline{CS} low, which enables all logic circuits. \overline{CS} must be held low for the complete conversion process. A clock input is then received from the processor. On each low-to-high transition of the clock input, the data on DI is clocked into the multiplexer address shift register. The first logic high on the input is the start bit. A 3- to 4-bit assignment word follows the start bit. On each successive low-to-high transition of the clock input, the start bit and assignment word are shifted through the shift register. When the start bit is shifted into the start location of the multiplexer register, the input channel is selected and conversion starts. The SAR Status output (SARS) goes high to indicate that a conversion is in progress, and DI to the multiplexer shift register is disabled the duration of the conversion.

An interval of one clock period is automatically inserted to allow the selected multiplexed channel to settle. The data output DO comes out of the high-impedance state and provides a leading low for this one clock period of multiplexer settling time. The SAR comparator compares successive outputs from the resistive ladder with the incoming analog signal. The comparator output indicates whether the analog input is greater than or less than the resistive ladder output. As the conversion proceeds, conversion data is simultaneously output from the DO output pin, with the most significant bit (MSB) first.

After eight clock periods, the conversion is complete and the SARS output goes low.

The ADC0834 outputs the least-significant-bit-first data after the MSB-first data stream. If \overline{SE} is held high on the ADC0838, the value of the least significant bit (LSB) will remain on the data line. When \overline{SE} is forced low, the data is then clocked out as LSB-first data. (To output LSB first, \overline{SE} must first go low, then the data stored in the 9-bit shift register outputs LSB first.) When \overline{CS} goes high, all internal registers are cleared. At this time the output circuits go to the high-impedance state. If another conversion is desired, \overline{CS} must make a high-to-low transition followed by address information.



SLAS007 - AUGUST 1985 - REVISED OCTOBER 1986

functional description (continued)

DI and DO can be tied together and controlled by a bidirectional processor I/O bit received on a single wire. This is possible because DI is only examined during the multiplexer addressing interval and DO is still in a high-impedance state.

Detailed information on interfacing to most popular microprocessors is readily available from the factory.

sequence of operation



	MUX ADDRESS					ER
SGL/DIF	ODD/EVEN	SELECT BIT 1	0	1	2	3
L L L	L L H H		+ -	- +	+ -	- +
H H H H	L L H H	L H L H	+	+	+	+

H = high level, L = low level, - or + = polarity of selected input pin



SLAS007 - AUGUST 1985 - REVISED OCTOBER 1986

sequence of operation





SLAS007 - AUGUST 1985 - REVISED OCTOBER 1986

ADC0838 MUX ADDRESS CONTROL LOGIC TABLE												
	MUX ADDRESS SELECTED CHANNEL NUMBER											
SGL/DIF	ODD/EVEN	SEL	ECT		0		1		2		3	СОМ
SGL/DIF	ODD/EVEN	1	0	0	1	2	3	4	5	6	7	1
L	L	L	L	+	-							
L	L	L	Н			+	-					
L	L	н	L					+	-			
L	L	н	Н							+	-	
L	Н	L	L	-	+							
L	Н	L	Н			-	+					
L	Н	н	L					_	+			
L	Н	н	Н							_	+	
Н	L	L	L	+								-
Н	L	L	Н			+						-
Н	L	н	L					+				-
Н	L	н	Н							+		-
Н	Н	L	L		+							-
Н	Н	L	Н				+					-
Н	Н	н	L						+			-
Н	Н	Н	Н								+	-

ADCORDO MUY ADDDECC CONTROL LOCIC TADLE

H = high level, L = low level, - or + = polarity of selected input

absolute maximum ratings over recommended operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Notes 1 and 2)	6.5 V
Input voltage range: Logic	
Analog	. -0.3 V to V _{CC} + 0.3 V
Input current: V+ input	15 mA
Any other input	±5 mA
Total input current for package	±20 mA
Operating free-air temperature range: AC and BC suffixes	0°C to 70°C
AI and BI suffixes	40°C to 85°C
Storage temperature range	–65°C to 150°C
Case temperature for 10 seconds: FN package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package	260°C

NOTES: 1. All voltage values, except differential voltages, are with respect to the network ground terminal.

2. Internal zener diodes are connected from the V_{CC} input to ground and from the V+ input to ground. The breakdown voltage of each zener diode is approximately 7 V. One zener diode can be used as a shunt regulator and connects to V_{CC} through a regular diode. When the voltage regulator powers the converter, this zener and regular diode combination ensures that the V_{CC} input (6.4 V) is less than the zener breakdown voltage. A series resist or is recommended to limit current into the V+ input.



SLAS007 - AUGUST 1985 - REVISED OCTOBER 1986

recommended operating conditions

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	6.3	V
VIH	High-level input voltage		2			V
VIL	Low-level input voltage				0.8	V
fclock	Clock frequency				400	kHz
	Clock duty cycle (see Note 3)				60	%
^t wH(CS)	Pulse duration, CS high		220			ns
t _{su}	Setup time, CS low, SE low, or data	valid before clock↑	350			ns
th	Hold time, data valid after clock↑		90			ns
т.		AC and BC suffixes	0		70	°C
Τ _Α	Operating free-air temperature AI and BI suffixes		-40		85	Ĵ

NOTE 3: The clock duty cycle range ensures proper operation at all clock frequencies. If a clock frequency is used outside the recommended duty cycle range, the minimum pulse duration (high or low) is 1 µs.

electrical characteristics over recommended range of operating free-air temperature, $V_{CC} = V_{+} = 5 V$, $f_{clock} = 250 kHz$ (unless otherwise noted)

digital section

	PARAMETER TEST CONDITIONS [†]		AC,	BC SUF	FIX	AI, BI SUFFIX			UNIT	
	PARAMETER	TEST CO			TYP‡	MAX	MIN	TYP‡	MAX	UNIT
Vali		V _{CC} = 4.75 V,	I _{OH} = -360 μA	2.8			2.4			V
VOH	High-levl output voltage	V _{CC} = 4.75 V,	I _{OH} = –10 μA	4.6			4.5			v
VOL	Low-levl output voltage	$V_{CC} = 5.25 V,$	I _{OH} = 1.6 mA			0.34			0.4	V
Ιн	High-level input current	VIH = 5 V			0.005	1		0.005	1	μΑ
١ _{IL}	Low-level input current	$V_{IL} = 0$			-0.005	-1		-0.005	-1	μΑ
ЮН	High-level output (source) current	VOH = 0,	$T_A = 25^{\circ}C$	-6.5	-14		-6.5	-14		mA
IOL	Low-level output (sink) current	$V_{OL} = V_{CC},$	$T_A = 25^{\circ}C$	8	16		8	16		mA
IOZ	High-impedance-state output	V _O = 5 V,	$T_A = 25^{\circ}C$		0.01	3		0.01	3	۸
02	current (DO or SARS)	$V_{O} = 0,$	$T_A = 25^{\circ}C$		-0.01	-3		-0.01	-3	μA
Ci	Input capacitance							5		pF
Co	Output capacitance							5		pF

[†] All parameters are measured under open-loop conditions with zero common-mode input voltage (unless otherwise specified). [‡] All typical values are at $V_{CC} = V_{+} = 5 V$, $T_{A} = 25^{\circ}C$.



SLAS007 - AUGUST 1985 - REVISED OCTOBER 1986

electrical characteristics over recommended range of operating free-air temperature, $V_{CC} = V + = 5 V$, $f_{clock} = 250 \text{ kHz}$ (unless otherwise noted) (continued)

analog and converter section

	PARAMETER		TEST CONDITIONS [†]	MIN	TYP‡	MAX	UNIT
				-0.05			
VICR Common-mode input voltage range			See Note 3	to			V
			V _{CC} +0.05				
		On-channel	V _I = 5 V			1	
1	Standby input ourrant (and Note 4)	Off-channel	$V_{I} = 0$			-1	
I(stdby)	Standby input current (see Note 4)	On-channel	$V_{I} = 0$			-1	μA
		Off-channel	V _I = 5 V	1		1	
ri(REF)	Input resistance to reference ladder	-		1.3	2.4	5.9	kΩ

total device

	PARAMETER	TEST CONDITIONS [†]	MIN	TYP‡	MAX	UNIT
VZ	Internal zener diode breakdown voltage	II = 15 mA at V+ pin, See Note 2	6.3	7	8.5	V
ICC	Supply current			1	2.5	mA

[†] All parameters are measured under open-loop conditions with zero common-mode input voltage.

[‡] All typical values are at $V_{CC} = 5 \text{ V}, \text{ V} + = 5 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}.$

NOTES: 4. Internal zener diodes are connected from the V_{CC} input to ground and from the V+ input to ground. The breakdown voltage of each zener diode is approximately 7 V. One zener diode can be used as a shunt regulator and connects to V_{CC} through a regular diode. When the voltage regulator powers the converter, this zener and regular diode combination ensures that the V_{CC} input (6.4 V) is less than the zener breakdown voltage. A series resistor is recommended to limit current into the V+ input.

5. If channel IN- is more positive than channel IN+, the digital output code will be 0000 0000. Connected to each analog input are two on-chip diodes that conduct forward current for analog input voltages one diode drop above V_{CC}. Care must be taken during testing at low V_{CC} levels (4.5 V) because high-level analog input voltage (5 V) can, especially at high temperatures, cause this input diode to conduct and cause errors for analog input s that are near full-scale. As long as the analog voltage does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0 V to 5 V input voltage range requires a minimum V_{CC} of 4.950 V for all variations of temperature and load.

6. Standby input currents are currents going into or out of the on or off channels when the A/D converter is not performing conversion and the clock is in a high or low steady-state condition.



SLAS007 - AUGUST 1985 - REVISED OCTOBER 1986

				AI,	AC SUFI	FIX	BI, I	BC SUFF	FIX	
	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	Supply-voltage variation error		V_{CC} = 4.75 V to 5.25 V		±1/16	±1/4		±1/16	±1/4	LSB
	Total unadjusted error (see Note 6)		$V_{ref} = 5 V,$ T _A = MIN to MAX			±1			±1/2	LSB
	Common-mode error		Differential mode		±1/16	±1/4		±1/16	±1/4	LSB
	Change in zero-error from $V_{CC} = 5$ V to internal zener diode operation (see Note 2)		I _I = 15 mA at V+ pin, V _{ref} = 5 V, V _{CC} open			1			1	LSB
+ .	Propagation delay time, output	MSB-first data	C _L = 100 pF		650	1500		650	1500	20
^t pd	data after CLK \downarrow , (see Note 7)	LSB-first data			250	600		250	600	ns
t _{dos}	Output disable time,		$C_L = 10 \text{ pF}, R_L = 10 \text{ k}\Omega$		125	250		125	250	
uos	DO or SARS after CS↑		$C_L = 100 \text{ pF}, R_L = 2 \text{ k}\Omega$			500			500	ns
t _{conv}	Conversion time (multiplexer ad time not included)	dressing				8			8	clock periods

operating characteristics V + = 5 V, f_{clock} = 250 kHz, t_r = t_f = 20 ns, T_A = 25°C (unless otherwise noted)

[†] All parameters are measured under open-loop conditions with zero common-mode input voltage. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTES:2. Internal zener diodes are connected from the V_{CC} input to ground and from the V+ input to ground. The breakdown voltage of each zener diode is approximately 7 V. One zener diode can be used as a shunt regulator and connects to V_{CC} through a regular diode. When the voltage regulator powers the converter, this zener and regular diode combination ensures that the V_{CC} input (6.4 V) is less than the zener breakdown voltage. A series resistor is recommended to limit current into the V+ input.

6. Total unadjusted error includes offset, full-scale, linearity, and multiplexer errors.

7. The most significant bit (MSB) data is output directly from the comparator and therefore requires additional delay to allow for comparator response time.



Figure 1. Data Input Timing



SLAS007 - AUGUST 1985 - REVISED OCTOBER 1986



Figure 3. Output Disable Time Test Circuit and Voltage Waveforms



SLAS007 - AUGUST 1985 - REVISED OCTOBER 1986







SLAS007 - AUGUST 1985 - REVISED OCTOBER 1986



TYPICAL CHARACTERISTICS

Figure 8

Figure 9







IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Broadband	www.ti.com/broadband
DSP	dsp.ti.com	Digital Control	www.ti.com/digitalcontrol
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Military	www.ti.com/military
Logic	logic.ti.com	Optical Networking	www.ti.com/opticalnetwork
Power Mgmt	power.ti.com	Security	www.ti.com/security
Microcontrollers	microcontroller.ti.com	Telephony	www.ti.com/telephony
RFID	www.ti-rfid.com	Video & Imaging	www.ti.com/video
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated