National Semiconductor ADC0844/ADC0848 8-Bit µP Compatible A/D Converters with Multiplexer Options General Description Features

The ADC0844 and ADC0848 are CMOS 8-bit successive approximation A/D converters with versatile analog input multiplexers. The 4-channel or 8-channel multiplexers can be software configured for single-ended, differential or pseudo-differential modes of operation.

The differential mode provides low frequency input common mode rejection and allows offsetting the analog range of the converter. In addition, the A/D's reference can be adjusted enabling the conversion of reduced analog ranges with 8-bit resolution.

The A/Ds are designed to operate from the control bus of a wide variety of microprocessors. TRI-STATE® output latches that directly drive the data bus permit the A/Ds to be configured as memory locations or I/O devices to the microprocessor with no interface logic necessary.

- Easy interface to all microprocessors
- Operates ratiometrically or with 5 V_{DC} voltage reference
- No zero or full-scale adjust required
- 4-channel or 8-channel multiplexer with address logic
- Internal clock
- 0V to 5V input range with single 5V power supply
- 0.3" standard width 20-pin or 24-pin DIP
- 28 Pin Molded Chip Carrier Package

Key Specifications

- Resolution
- Total Unadjusted Error ± 1/2 LSB and ± 1 LSB

8 Bits

- Single Supply 5 V_{DC}
- Low Power 15 mW
- Conversion Time 40 μs



Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _{CC})	6.5V
Voltage Logic Control Inputs At Other Inputs and Outputs	-0.3V to +15V -0.3V to V _{CC} +0.3V
Input Current at Any Pin (Note 3)	5 mA
Package Input Current (Note 3)	20 mA
Storage Temperature	-65°C to +150°C
Package Dissipation at T _A = 25°C	875 mW
ESD Susceptibility (Note 4)	800V

Lead Temperature (Soldering, 10 seconds)	
Dual-In-Line Package (Plastic)	260°C
Dual-In-Line Package (Ceramic)	300°C
Molded Chip Carrier Package	
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C

Operating Conditions (Notes 1 & 2)

Supply Voltage (V _{CC})	4.5 V _{DC} to 6.0 V _{DC}
Temperature Range	T _{MIN} ≤Ta≤T _{MAX}
ADC0844BCN, ADC0844CCN,	0°C≤T _A ≤70°C
ADC0848BCN, ADC0848CCN	
ADC0844BCJ, ADC0844CCJ,	−40°C≤T _A ≤85°C
ADC0848BCJ, ADC0848CCJ	
ADC0848BCV, ADC0848CCV	
ADC0844BJ, ADC0844CJ,	−55°C≤T _A ≤125°C
ADC0848BJ, ADC0848CJ	

Electrical Characteristics The following specifications apply for $V_{CC} = 5 V_{DC}$ unless otherwise specified. Boldface limits apply from T_{MIN} to T_{MAX}; all other limits $T_A = T_j = 25^{\circ}C$.

Parameter	Conditions	ADC08 ADC08	344BJ, ADC08 344CJ, ADC08 348BJ, ADC08 348CJ, ADC08	ADCO	0C0844CCN 0C0848CCN 0C0848CCV	Limit		
		Typ (Note 5)	Tested Limit (Note 6)	Design Limit (Note 7)	Typ (Note 5)	Tested Limit (Note 6)	Design Limit (Note 7)	Units
CONVERTER AND MULTIPLEXER CH	IARACTERISTICS							
Maximum Total Unadjusted Error ADC0844BCN, ADC0848BCN, BCV ADC0844BJ, BCJ, ADC0848BJ, BCJ ADC0844CCN, ADC0848CCN, CCV			± 1⁄2			± ½ ±1	± ½ ± 1	LSB LSB LSB
ADC0844CJ, CCJ, ADC0848CJ, CCJ Minimum Reference Input Resistance		2.4	±1 1.1		2.4	1.2	1.1	LSB kΩ
Maximum Reference Input Resistance		2.4	5.9		2.4	5.4	5.9	kΩ
Maximum Common-Mode Input Voltage	(Note 9)		V _{CC} +0.05			V _{CC} +0.05	V _{CC} +0.05	V
Minimum Common-Mode Input Voltage	(Note 9)		GND-0.05			GND-0.05	GND-0.05	V
DC Common-Mode Error	Differential Mode	± 1⁄16	± 1/4		± 1/16	± 1/4	± 1/4	LSB
Power Supply Sensitivity	$V_{CC} = 5V \pm 5\%$	± 1/16	± 1/8		± 1/16	± 1/8	± 1/8	LSB
Off Channel Leakage Current	(Note 10) On Channel = 5V, Off Channel = 0V		-1			-0.1	- 1	μA
	On Channel = 0V, Off Channel = 5V		1			0.1	1	μA
DIGITAL AND DC CHARACTERISTIC	s							
V _{IN(1)} , Logical ''1'' Input Voltage (Min)	V _{CC} =5.25V		2.0			2.0	2.0	v
V _{IN(0)} , Logical ''0'' Input Voltage (Max)	V _{CC} =4.75V		0.8			0.8	0.8	V
I _{IN(1)} , Logical "1" Input Current (Max)	V _{IN} =5.0V	0.005	1		0.005		1	μA

Electrical Characteristics The following specifications apply for $V_{CC} = 5 V_{DC}$ unless otherwise specified. Boldface limits apply from T_{MIN} to T_{MAX}; all other limits $T_A = T_i = 25^{\circ}C$. (Continued)

Parameter	Conditions	ADC084 ADC084	44BJ, ADC0 44CJ, ADC0 48BJ, ADC0 48CJ, ADC0	844CCJ 848BCJ	ADC084 ADC084 ADC084	Limit		
		Typ (Note 5)	Tested Limit (Note 6)	Design Limit (Note 7)	Typ (Note 5)	Tested Limit (Note 6)	Design Limit (Note 7)	Units
DIGITAL AND DC CHARAC	TERISTICS (Continued)						
I _{IN(0)} , Logical "0" Input Current (Max)	V _{IN} =0V	-0.005	- 1		-0.005		-1	μΑ
V _{OUT(1)} , Logical "1" Output Voltage (Min)	V _{CC} =4.75V I _{OUT} = -360 μA I _{OUT} = -10 μA		2.4 4.5			2.8 4.6	2.4 4.5	v v
V _{OUT(0)} , Logical "0" Output Voltage (Max)	V _{CC} =4.75V I _{OUT} =1.6 mA		0.4			0.34	0.4	v
I _{OUT} , TRI-STATE Output Current (Max)	V _{OUT} =0V V _{OUT} =5V	-0.01 0.01	-3 3		-0.01 001	-0.3 0.3	-3 3	μΑ μΑ
I _{SOURCE} , Output Source Current (Min)	V _{OUT} =0V	- 14	- 6.5		-14	-7.5	-6.5	mA
I _{SNK} , Output Sink Current (Min)	V _{OUT} =V _{CC}	16	8.0		16	9.0	8.0	mA
I _{CC} , Supply Current (Max)	CS=1, V _{REF} Open	1	2.5		1	2.3	2.5	mA

AC Electrical Characteristics The following specifications apply for $V_{CC} = 5V_{DC}$, $t_r = t_f = 10$ ns unless otherwise specified. **Boldface limits apply from T_{MIN} to T_{MAX}**; all other limits $T_A = T_j = 25^{\circ}C$.

Parameter	Conditions	Tested Limit (Note 6)	Design Limit (Note 7)	Units	
t _C , Maximum Conversion Time (See Graph)	-	30	40	60	μs
tw(WR), Minimum WR Pulse Width	(Note 11)	50	150		ns
$t_{ACC}, Maximum Access Time$ (Delay from Falling Edge of \overline{RD} to Output Data Valid)	C _L = 100 pF (Note 11)	145		225	ns
t_{1H} , t_{0H} , TRI-STATE Control (Maximum Delay from Rising Edge of \overline{RD} to Hi-Z State)	$C_L = 10 \text{ pF}, R_L = 10 \text{ k}$ (Note 11)	125		200	ns
$t_{WI}, t_{RI},$ Maximum Delay from Falling Edge of \overline{WR} or \overline{RD} to Reset of \overline{INTR}	(Note 11)	200	400		'ns
t _{DS} , Minimum Data Set-Up Time	(Note 11)	50	100		ns
t _{DH} , Minimum Data Hold Time	(Note 11)	0.	50		ns
CIN, Capacitance of Logic Inputs		5			ρF
COUT, Capacitance of Logic Outputs		5			pF

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All voltages are measured with respect to the ground pins.

Note 3: When the input voltage (V_{IN}) at any pin exceeds the power supply rails ($V_{IN} < V^-$ or $V_{IN} > V^+$) the absolute value of the current at that pin should be limited to 5 mA or less. The 20 mA package input current limits the number of pins that can exceed the power supply boundaries with a 5 mA current limit to four.

Note 4: Human body model, 100 pF discharged through a 1.5 $k\Omega$ resistor.

Note 5: Typicals are at 25°C and represent most likely parametric norm.

Note 6: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 7: Design limits are guaranteed by not 100% tested. These limits are not used to calculate outgoing quality levels.

Note 8: Total unadjusted error includes offset, full-scale, linearity, and multiplexer error.

Note 9: For V_{IN} (-) $\geq V_{IN}$ (+) the digital output code will be 0000 0000. Two on-chip diodes are tied to each analog input, which will forward-conduct for analog input voltages one diode drop below ground or one diode drop greater than V_{CC} supply. Be careful during testing at low V_{CC} levels (4.5%), as high level analog inputs (sN) can cause this input diode to conduct, especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 50 mV forward bias of either diode. This means that as long as the analog V_{IN} does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0 V_{DC} to 5 V_{DC} input voltage range will therefore require a minimum supply voltage of 4.950 V_{DC} over temperature variations, initial tolerance and loading.

Note 10: Off channel leakage current is measured after the channel selection.

Note 11: The temperature coefficient is 0.3%/°C.

Typical Performance Characteristics



TRI-STATE Test Circuits and Waveforms







Leakage Current Test Circuit



TL/H/5016-8





Functional Description

The ADC0844 and ADC0848 contain a 4-channel and 8channel analog input multiplexer (MUX) respectively. Each MUX can be configured into one of three modes of operation differential, pseudo-differential, and single ended. These modes are discussed in the Applications Information Section. The specific mode is selected by loading the MUX address latch with the proper address (see Table I and Table II). Inputs to the MUX address latch (MA0-MA4) are common with data bus lines (DB0-DB4) and are enabled when the \overline{RD} line is high. A conversion is initiated via the \overline{CS} and WR lines. If the data from a previous conversion is not read, the INTR line will be low. The falling edge of WR will reset the INTR line high and ready the A/D for a conversion cycle. The rising edge of WR, with RD high, strobes the data on the MA0/DB0-MA4/DB4 inputs into the MUX address latch to select a new input configuration and start a conversion. If the RD line is held low during the entire low period of WR the previous MUX configuration is retained, and the data of the previous conversion is the output on lines DB0-DB7. After the conversion cycle (t_C \leq 40 μ s), which is set by the internal clock frequency, the digital data is transferred to the output latch and the INTR is asserted low. Taking CS and RD low resets INTR output high and outputs the conversion result on the data lines (DB0-DB7).

Applications Information

1.0 MULTIPLEXER CONFIGURATION

The design of these converters utilizes a sampled-data comparator structure which allows a differential analog input to be converted by a successive approximation routine.

The actual voltage converted is always the difference between an assigned "+" input terminal and a "-" input terminal. The polarity of each input terminal of the pair being converted indicates which line the converter expects to be the most positive. If the assigned "+" input is less than the "-" input the converter responds with an all zeros output code.

A unique input multiplexing scheme has been utilized to provide multiple analog channels. The input channels can be software configured into three modes: differential, single-

	MUX A	ddress	-	C S	WR	RD				MUX		
MA3	MA2	MA1	MA0	63	WR	RD	CH1	CH2	СНЗ	CH4	AGND	Mode
x x x x	L L L	ттг	ТТТ		ឞ	н н н н	+ -	- +	+ -	- +		Differential
L L L	ннн		L H L H	L L L	ਿ	н н н н	+	+	+	+	- - -	Single-Ended
H H H	H H H	L L H	L H L	L L	ឞ	н н н	+ ·	+	+			Pseudo- Differential
х	X	Х	Х	L	ម	L		I	Previous (Channel C	onfiguration	
	i i	CH1	+) +) +) +) ADC0 +) (GND(-) eudo-Diff	844	TL/H/50	016-12			CH1, CH2 { CH3, CH4 {	+(-) -(+) +(-) -(+)	ADC0844	TL/H/5016-13
	1	СН2 ——— (СН3 ——— (+) +) +) ADCO8 -)		TL/H/50				CH1, CH2 { CH3 CH4 	+ + + AGND	ADC0844 ()	TL/H/5016-15
				FIG	UKE 1. A	nalog in	iput Multi	piexer O	στιοπε			
	3-177											

TABLE I. ADC0844 MUX ADDRESSING

ended, or pseudo-differential, Figure 1 shows the three modes using the 4-channel MUX ADC0844. The eight inputs of the ADC0848 can also be configured in any of the three modes. In the differential mode, the ADC0844 channel inputs are grouped in pairs, CH1 with CH2 and CH3 with CH4. The polarity assignment of each channel in the pair is interchangeable. The single-ended mode has CH1-CH4 assigned as the positive input with the negative input being the analog ground (AGND) of the device. Finally, in the pseudodifferential mode CH1-CH3 are positive inputs referenced to CH4 which is now a pseudo-ground. This pseudo-ground input can be set to any potential within the input commonmode range of the converter. The analog signal conditioning required in transducer-based data acquisition systems is significantly simplified with this type of input flexibility. One converter package can now handle ground referenced inputs and true differential inputs as well as signals with some arbitrary reference voltage.

The analog input voltages for each channel can range from 50 mV below ground to 50 mV above V_{CC} (typically 5V) without degrading conversion accuracy.

2.0 REFERENCE CONSIDERATIONS

The voltage applied to the reference input of these converters defines the voltage span of the analog input (the difference between V_{IN(MAX)} and V_{IN(MIN)}) over which the 256 possible output codes apply. The devices can be used in either ratiometric applications or in systems requiring absolute accuracy. The reference pin must be connected to a voltage source capable of driving the minimum reference input resistance of 1.1 k Ω . This pin is the top of a resistor

divider string used for the successive approximation conversion.

In a ratiometric system (*Figure 2a*), the analog input voltage is proportional to the voltage used for the A/D reference. This voltage is typically the system power supply, so the V_{REF} pin can be tied to V_{CC}. This technique relaxes the stability requirements of the system reference as the analog input and A/D reference move together maintaining the same output code for a given input condition.

For absolute accuracy (*Figure 2b*), where the analog input varies between very specific voltage limits, the reference pin can be biased with a time and temperature stable voltage source. The LM385 and LM336 reference diodes are good low current devices to use with these converters.

The maximum value of the reference is limited to the V_{CC} supply voltage. The minimum value, however, can be quite small (see Typical Performance Characteristics) to allow direct conversions of transducer outputs providing less than a 5V output span. Particular care must be taken with regard to noise pickup, circuit layout and system error voltage sources when operating with a reduced span due to the increased sensitivity of the converter (1 LSB equals $V_{\text{REF}}/256$).

3.0 THE ANALOG INPUTS

3.1 Analog Differential Voltage Inputs and Common-Mode Rejection

The differential input of these converters actually reduces the effects of common-mode input noise, a signal common to both selected "+" and "-" inputs for a conversion (60 Hz is most typical). The time interval between sampling the

	I ABLE II. ADC0848 MUX Addressing																
	MU	X Addr	ess		CS	WR	RD		Channel			MUX					
MA4	МАЗ	MA2	MA1	MA0	63	wn	ΠU	CH1	CH2	СНЗ	CH4	CH5	CH6	CH7	CH8	AGND	Mode
X	L	L	L	L	, L		н	+	-								
х	L	L	L	н	L		н	-	+								
х	L	L	н	L	L		н			+	-						
х	L	L	н	н	L	ਪ	н				+						Differential
х	L	н	L	L	L		н					+	-				Differential
Х	L	н	L	н	L		н					-	+				
х	L	н	н	L	L		н							+	-		
X	L	н	н	н	L		н							-	+		
L	н	L	L	L	L		н	+								-	
L	н	L	L	н	L		н		+							-	
L	н	L	н	L	L		н			+						-	
L	н	L	н	н	L	1.	Н				+					-	Single-Ended
L	н	н	L	L	L		н					+				-	Ongie-Endeu
L	н	н	L	н	L		н						+			-	
L	н	н	н	L	L		н							+		-	
L	Н	Н	н	н	L		н								+	-	
н	н	L	L	L	L		н	+							-		
н	н	L	L	н	L]	н		+						-		
н	н	L	н	L	L		н			+					-		Pseudo-
н	н	L	н	Н	L	ម	н				+				-		Differential
н	н	н	L	L	L		н					+			-		Differential
н	н	н	L	н	L		н						+		-		
Н	Н	Н	Н	L	L		н							+	-		
x	X X X X X L LF L Previous Channel Configuration																

TABLE II. ADC0848 MUX Addressing

"+" input and then the "-" inputs is $\frac{1}{2}$ of a clock period. The change in the common-mode voltage during this short time interval can cause conversion errors. For a sinusoidal common-mode signal this error is:

$$V_{\text{ERROR}(\text{MAX})} = V_{\text{peak}} (2\pi \text{ f}_{\text{CM}}) \times 0.5 \times \left(\frac{\text{t}_{\text{C}}}{8}\right)$$

where f_{CM} is the frequency of the common-mode signal, V_{peak} is its peak voltage value and t_C is the conversion time. For a 60 Hz common-mode signal to generate a $1/_4$ LSB error (≈ 5 mV) with the converter running at 40 μS , its peak value would have to be 5.43V. This large a common-mode signal is much greater than that generally found in a well designed data acquisition system.

3.2 Input Current

Due to the sampling nature of the analog inputs, short duration spikes of current enter the "+" input and exit the "-" input at the clock edges during the actual conversion. These currents decay rapidly and do not cause errors as the internal comparator is strobed at the end of a clock period. Bypass capacitors at the inputs will average these currents and cause an effective DC current to flow through the output resistance of the analog signal source. Bypass capacitors should not be used if the source resistance is greater than 1 k Ω .

3.3 Input Source Resistance

The limitation of the input source resistance due to the DC leakage currents of the input multiplexer is important. A worst-case leakage current of \pm 1 μA over temperature will create a 1 mV input error with a 1 k\Omega source resistance. An op amp RC active low pass filter can provide both impedance buffering and noise filtering should a high impedance signal source be required.

4.0 OPTIONAL ADJUSTMENTS

4.1 Zero Error

The zero of the A/D does not require adjustment. If the minimum analog input voltage value, $V_{\rm IN(MIN)}$, is not ground, a zero offset can be done. The converter can be made to output 0000 0000 digital code for this minimum input voltage by biasing any $V_{\rm IN}$ (-) input at this $V_{\rm IN(MIN)}$ value. This is useful for either differential or pseudo-differential modes of input channel configuration.

The zero error of the A/D converter relates to the location of the first riser of the transfer function and can be measured by grounding the V⁻ input and applying a small magnitude positive voltage to the V⁺ input. Zero error is the difference between actual DC input voltage which is necessary to just cause an output digital code transition from 0000 0000 to 0000 0001 and the ideal ½ LSB value (½ LSB=9.8 mV for V_{REF}=5.000 V_{DC}).

4.2 Full-Scale

The full-scale adjustment can be made by applying a differential input voltage which is 1 $\frac{1}{2}$ LSB down from the desired analog full-scale voltage range and then adjusting the magnitude of the V_{REF} input for a digital output code changing from 1111 1110 to 1111 1111.

4.3 Adjusting for an Arbitrary Analog Input Voltage Range

If the analog zero voltage of the A/D is shifted away from ground (for example, to accommodate an analog input signal which does not go to ground), this new zero reference should be properly adjusted first. A V_{IN} (+) voltage which equals this desired zero reference plus ½ LSB (where the LSB is calculated for the desired analog span, 1 LSB = analog span/256) is applied to selected "+" input and the zero reference voltage at the corresponding "-" input should then be adjusted to just obtain the 00_{HEX} to 01_{HEX} code transition.



a) Ratiometric



b) Absolute with a Reduced Span



The full-scale adjustment should be made [with the proper V_{IN} (-) voltage applied] by forcing a voltage to the V_{IN} (+) input which is given by:

$$V_{IN}(+)$$
 fs adj = $V_{MAX} - 1.5 \left[\frac{(V_{MAX} - V_{MIN})}{256} \right]$

where $V_{\text{MAX}}\!=\!\text{the high end of the analog input range and}$

 V_{MIN} = the low end (the offset zero) of the analog range. (Both are ground referenced.)

The V_{REF} (or $V_{CC})$ voltage is then adjusted to provide a code change from FE_{HEX} to $\mathsf{FF}_{HEX}.$ This completes the adjustment procedure.

For an example see the Zero-Shift and Span Adjust circuit below.

Zero-Shift and Span Adjust ($2V \le V_{IN} \le 5V$)



TL/H/5016-18





 $\begin{array}{l} DO = all \ 1s \ if \ V_{IN}(+) > V_{IN}(-) \\ DO = all \ 0s \ if \ V_{IN}(+) < V_{IN}(-) \end{array}$

Operating with Automotive Ratiometric Transducers



 $V_{IN}(-)=0.15 V_{CC}$ 15% of $V_{CC} \le V_{XDR} \le 85\%$ of V_{CC}



3-183

ADC0844/ADC0848

Applications Information (Continued) ADC0844—INS8039 Interface 5V 5V 40 20 Vcc Vcc 12 17 DBO DB0/MA0 VREF 3 13 16 (+)CH1 ψ_1 DB1 DB1/MA1 14 15 (-)CH2 DB2 DB2/MA2 15 14 DB3 DB3/MA3 16 13 DB4 DB4 12 17 ADC0844 DB5 DB5 INS8039 11 18 DB6 DB6 ψz 19 9 DB7 DB7 8 19 WR WR 10 1 RD RD 2 6 cs PIO (+)CH3 18 27 6 PI1 INTR (-)CH4 AGND DGND 10 H

TL/H/5016-27

SAMPLE PROGRAM FOR ADC0844—INS8039 INTERFACE CONVERTING TWO RATIOMETRIC, DIFFERENTIAL SIGNALS

		CONVENTI	NG I WO NAT	IOWETRIC, DIFFE	NENTIAL SIGNALS
			ORG	он	
0000	04 10		JMP	BEGIN	START PROGRAM AT ADDR 10
			ORG	10H	;MAIN PROGRAM
0010	B9 FF	BEGIN:	MOV	R1,#0FFH	;LOAD R1 WITH A UNUSED ADDR ;LOCATION
0012	B8 20		MOV	R0,#20H	;A/D DATA ADDRESS
0014	89 FF		ORL	P1,#0FFH	SET PORT 1 OUTPUTS HIGH
0016	23 00		MOV	A,00H	;LOAD THE ACC WITH A/D MUX DATA ;CH1 AND CH2 DIFFERENTIAL
0018	14 50		CALL	CONV	;CALL THE CONVERSION SUBROUTINE
001A	23 02		MOV	A,#02H	;LOAD THE ACC WITH A/D MUX DATA
					;CH3 AND CH4 DIFFERENTIAL
001C	18		INC	R0	;INCREMENT THE A/D DATA ADDRESS
001D	14 50		CALL	CONV	;CALL THE CONVERSION SUBROUTINE
			;CONTINL	JE MAIN PROGRA	М
				SION SUBROUTIN	
			,	.CCA/D MUX DA	
			;EXIT: AC	C-CONVERTED	DATA
			ORG	50H	
0050	99 FE	CONV:	ANL	P1,#0FEH	;CHIP SELECT THE A/D
0052	91		MOVX	@R1,A	;LOAD A/D MUX & START CONVERSION
0053	09	LOOP:	IN	A,P1	;INPUT INTR STATE
0054	32 53		JB1	LOOP	; IF $\overline{INTR} = 1$ GOTO LOOP
0056	81		MOVX	A,@R1	; IF $\overline{INTR} = 0$ INPUT A/D DATA
0057	89 01		ORL	P1,&01H	CLEAR THE A/D CHIP SELECT
0059	A0		MOV	@R0,A	;STORE THE A/D DATA
005A	83		RET		RETURN TO MAIN PROGRAM



END

Note: This routine sequentially programs the MUX data latch in the signal-ended mode. For CH1-CH8 a conversion is started, then a 50 µs wait for the A/D to complete a conversion and the data is stored at address ADDTA for CH1, ADDTA + 1 for CH2, etc.

Ordering Information

Temperature	Total Unad	justed Error	MUX	Package
Range	± 1/2 LSB	±1 LSB	Channels	Outline
0°C to +70°C	ADC0844BCN	ADC0844CCN	4	N20A Molded Dip
	ADC0848BCN	ADC0848CCN	8	N24C Molded Dip
	ADC0844BCJ	ADC0844CCJ	4	J20A Cerdip
-40°C to +85°C	ADC0848BCJ	ADC0848CCJ	8	J24F Cerdip
	ADC0848BCV	ADC0848CCV	8	V28A Molded Chip Carrier
-55°C to +125°C	ADC0844BJ	ADC0844CJ	4	J20A Cerdip
	ADC0848BJ	ADC0848CJ	8	J24F Cerdip