



4/8 Channel Fault-Protected Analog Multiplexers

ADG508F/ADG509F/ADG528F*

FEATURES

Low On Resistance ($300\ \Omega$ typ)

Fast Switching Times

t_{ON} 250 ns max

t_{OFF} 250 ns max

Low Power Dissipation (3.3 mW max)

Fault and Overvoltage Protection

All Switches OFF with Power Supply OFF

Analog Output of ON Channel Clamped Within Power

Supplies If an Overvoltage Occurs

Latch-Up Proof Construction

Break Before Make Construction

TTL and CMOS Compatible Inputs

APPLICATIONS

Existing Multiplexer Applications (Both Fault-Protected and Non-Fault-Protected)

New Designs Requiring Multiplexer Functions

GENERAL DESCRIPTION

The ADG508F, ADG509F and ADG528F are CMOS analog multiplexers, the ADG508F and ADG528F comprising 8 single channels and the ADG509F comprising four differential channels. These multiplexers provide fault protection. Using a series n-channel, p-channel, n-channel MOSFET structure, both device and signal source protection is provided in the event of an overvoltage or power loss. The multiplexer can withstand continuous overvoltage inputs up to ± 35 V. During fault conditions, the multiplexer input (or output) appears as an open circuit and only a few nanoamperes of leakage current will flow. This protects not only the multiplexer and the circuitry driven by the multiplexer, but also protects the sensors or signal sources which drive the multiplexer.

The ADG508F and ADG528F switch one of eight inputs to a common output as determined by the 3-bit binary address lines A0, A1 and A2. The ADG509F switches one of four differential inputs to a common differential output as determined by the 2-bit binary address lines A0 and A1. The ADG528F has on-chip address and control latches that facilitate microprocessor interfacing. An EN input on each device is used to enable or disable the device. When disabled, all channels are switched OFF.

PRODUCT HIGHLIGHTS

1. Fault Protection.


The ADG508F/ADG509F/ADG528F can withstand continuous voltage inputs up to ± 35 V. When a fault occurs due to the power supplies being turned off, all the channels

*Patent pending.

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

FUNCTIONAL BLOCK DIAGRAMS



are turned off and only a leakage current of a few nanoamperes flows.

2. ON channel turns off while fault exists.
3. Low R_{ON} .
4. Fast Switching Times.
5. Break-Before-Make Switching.
Switches are guaranteed break-before-make so that input signals are protected against momentary shorting.
6. Trench Isolation Eliminates Latch-up.
A dielectric trench separates the p and n-channel MOSFETs thereby preventing latch-up.

ORDERING GUIDE

Model ¹	Temperature Range	Package Option ²
ADG508FBN	-40°C to +85°C	N-16
ADG508FBRN	-40°C to +85°C	R-16N
ADG508FBRW	-40°C to +85°C	R-16W
ADG508FTQ	-55°C to +125°C	Q-16
ADG509FBN	-40°C to +85°C	N-16
ADG509FBRN	-40°C to +85°C	R-16N
ADG509FBRW	-40°C to +85°C	R-16W
ADG509FTQ	-55°C to +125°C	Q-16
ADG528FBN	-40°C to +85°C	N-18
ADG528FBP	-40°C to +85°C	P-20A
ADG528FTQ	-55°C to +125°C	Q-18

NOTES

¹To order MIL-STD-883, Class B processed parts, add /883B to T grade part numbers.

²N = Plastic DIP; P = Plastic Leaded Chip Carrier (PLCC); Q = Cerdip;
RN = 0.15" Small Outline IC (SOIC), RW = 0.3" Small Outline IC (SOIC).

© Analog Devices, Inc., 1994

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 617/329-4700 Fax: 617/326-8703

ADG508F/ADG509F/ADG528F—SPECIFICATIONS¹

Dual Supply ($V_{DD} = +15 \text{ V} \pm 10\%$, $V_{SS} = -15 \text{ V} \pm 10\%$, $GND = 0 \text{ V}$, unless otherwise noted)

Parameter	B Version +25°C to -40°C to +85°C		T Version +25°C to -55°C to +125°C		Units	Test Conditions/Comments
ANALOG SWITCH						
Analog Signal Range		$V_{SS} + 3$ $V_{DD} - 1.5$		$V_{SS} + 3$ $V_{DD} - 1.5$	V min V max Ω typ	
R_{ON}	300 350 400	300 400	300 400 450		Ω max	-10 V ≤ V_S ≤ +10 V, $I_S = 1 \text{ mA}$; $V_{DD} = +15 \text{ V} \pm 10\%$, $V_{SS} = -15 \text{ V} \pm 10\%$ -10 V ≤ V_S ≤ +10 V, $I_S = 1 \text{ mA}$; $V_{DD} = +15 \text{ V} \pm 5\%$, $V_{SS} = -15 \text{ V} \pm 5\%$ $V_S = 0 \text{ V}$, $I_S = 1 \text{ mA}$ $V_S = 0 \text{ V}$, $I_S = 1 \text{ mA}$
R_{ON} Drift R_{ON} Match	0.6 5		0.6 5		%/°C typ % max	
LEAKAGE CURRENTS						
Source OFF Leakage I_S (OFF)	±0.02		±0.02		nA typ	$V_D = \pm 10 \text{ V}$, $V_S = \mp 10 \text{ V}$;
Drain OFF Leakage I_D (OFF)	±1 ±0.04	±50	±1 ±0.04	±50	nA max nA typ	Test Circuit 2 $V_D = \pm 10 \text{ V}$, $V_S = \mp 10 \text{ V}$;
ADG508F/ADG528F	±1	±60	±1	±200	nA max	Test Circuit 3
ADG509F	±1	±30	±1	±100	nA max	
Channel ON Leakage I_D , I_S (ON)	±0.04		±0.04		nA typ	$V_S = V_D = \pm 10 \text{ V}$;
ADG508F/ADG528F	±1	±60	±1	±200	nA max	Test Circuit 4
ADG509F	±1	±30	±1	±100	nA max	
FAULT						
Output Leakage Current (With Overvoltage)	±0.02		±0.02		nA typ	$V_S = \pm 33 \text{ V}$, $V_D = 0 \text{ V}$, Test Circuit 3
Input Leakage Current (With Overvoltage)	±2	±2	±2		μA max	$V_S = \pm 25 \text{ V}$, $V_D = \mp 10 \text{ V}$, Test Circuit 5
Input Leakage Current (With Power Supplies OFF)	±0.005 ±2 ±0.001 ±2		±0.005 ±2 ±0.001 ±2		μA typ μA max	$V_S = \pm 25 \text{ V}$, $V_D = V_{EN} = A0, A1, A2 = 0 \text{ V}$ Test Circuit 6
DIGITAL INPUTS						
Input High Voltage, V_{INH}		2.4		2.4	V min	
Input Low Voltage, V_{INL}		0.8		0.8	V max	
Input Current						
I_{INL} or I_{INH}		±1		±1	μA max	
C_{IN} , Digital Input Capacitance	5		5		pF typ	$V_{IN} = 0$ or V_{DD}
DYNAMIC CHARACTERISTICS ²						
$t_{TRANSITION}$	200 300	400	200 300	400	ns typ ns max	$R_L = 1 \text{ M}\Omega$, $C_L = 35 \text{ pF}$; $V_{S1} = \pm 10 \text{ V}$, $V_{SS} = \mp 10 \text{ V}$; Test Circuit 7
t_{OPEN}	50		50		ns typ	$R_L = 1 \text{ k}\Omega$, $C_L = 35 \text{ pF}$;
t_{ON} (EN , \overline{WR})	25 200	10	25 200	10	ns min	$V_S = +5 \text{ V}$; Test Circuit 8
t_{OFF} (EN , \overline{RS})	250 200	400	250 200	400	ns max	$R_L = 1 \text{ k}\Omega$, $C_L = 35 \text{ pF}$;
$t_{SETT},$ Settling Time						$V_S = +5 \text{ V}$; Test Circuit 9
0.1%		1		1	μs typ	$R_L = 1 \text{ k}\Omega$, $C_L = 35 \text{ pF}$;
0.01%		2.5		2.5	μs typ	$V_S = +5 \text{ V}$
ADG528F Only						
t_W , Write Pulse Width	100	120	100	200	ns min	
t_S , Address, Enable Setup Time		100		100	ns min	
t_H , Address, Enable Hold Time		10		10	ns min	
t_{RS} , Reset Pulse Width		100		100	ns min	
Charge Injection	4		4		pC typ	
OFF Isolation	68		68		dB typ	$V_S = 0 \text{ V}$, $R_S = 0 \Omega$, $C_L = 1 \text{nF}$; Test Circuit 12
	50		50		dB min	$R_L = 1 \text{ k}\Omega$, $C_L = 15 \text{ pF}$, $f = 100 \text{ kHz}$;
C_S (OFF)	5		5		pF typ	$V_S = 7 \text{ V rms}$; Test Circuit 13
C_D (OFF)						
ADG508F/ADG528F	50		50		pF typ	
ADG509F	25		25		pF typ	
POWER REQUIREMENTS						
I_{DD}	0.05 0.2	0.5	0.05 0.2	0.5	mA typ mA max	$V_{IN} = V_{INL}$ or V_{INH}
I_{SS}	0.01 0.1		0.01 0.1		mA typ mA max	
I_{DD}	0.1	0.2	0.1	0.2	mA max	
I_{SS}	0.1	0.1	0.1	0.1	mA max	$V_{IN} = 0 \text{ V}$ or 5 V

NOTES

¹Temperature ranges are as follows: B Version: -40°C to +85°C; T Version: -55°C to +125°C.

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

ADG508F/ADG509F/ADG528F

Table I. ADG508F Truth Table

A2	A1	A0	EN	ON SWITCH
X	X	X	0	NONE
0	0	0	1	1
0	0	1	1	2
0	1	0	1	3
0	1	1	1	4
1	0	0	1	5
1	0	1	1	6
1	1	0	1	7
1	1	1	1	8

X = Don't Care

Table II. ADG509F Truth Table

A1	A0	EN	ON SWITCH PAIR
X	X	0	NONE
0	0	1	1
0	1	1	2
1	0	1	3
1	1	1	4

X = Don't Care

Table III. ADG528F Truth Table

A2	A1	A0	EN	\overline{WR}	\overline{RS}	ON SWITCH
X	X	X	X	X	1	Retains Previous Switch Condition
X	X	X	X	X	0	NONE (Address and Enable Latches Cleared)
X	X	X	0	0	1	NONE
0	0	0	1	0	1	1
0	0	1	1	0	1	2
0	1	0	1	0	1	3
0	1	1	1	0	1	4
1	0	0	1	0	1	5
1	0	1	1	0	1	6
1	1	0	1	0	1	7
1	1	1	1	0	1	8

X = Don't Care

TIMING DIAGRAMS (ADG528F)




Figure 1.

Figure 1 shows the timing sequence for latching the switch address and enable inputs. The latches are level sensitive; therefore, while \overline{WR} is held low, the latches are transparent and the switches respond to the address and enable inputs. This input data is latched on the rising edge of \overline{WR} .




Figure 2.

Figure 2 shows the Reset Pulse Width, t_{RS} , and the Reset Turn off Time, $t_{OFF}(\overline{RS})$.

Note: All digital input signals rise and fall times are measured from 10% to 90% of 3 V. $t_R = t_F = 20$ ns.

ADG508F/ADG509F/ADG528F

ABSOLUTE MAXIMUM RATINGS*

($T_A = +25^\circ\text{C}$ unless otherwise noted)

V_{DD} to V_{SS}	+44 V
V_{DD} to GND	-0.3 V to +25 V
V_{SS} to GND	+0.3 V to -25 V
V_{EN} , V_A Digital Input	-0.3 V to V_{DD} + 2 V or 20 mA, Whichever Occurs First
V_S , Analog Input Overvoltage with Power ON	$V_{SS} - 20\text{ V}$ to $V_{DD} + 20\text{ V}$
V_S , Analog Input Overvoltage with Power OFF	-35 V to +35 V
Continuous Current, S or D	20 mA
Peak Current, S or D (Pulsed at 1 ms, 10% Duty Cycle max)	40 mA
Operating Temperature Range Industrial (B Version)	-40°C to +85°C
Extended (T Version)	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature	+150°C
Cerdip Package		
θ_{JA} , Thermal Impedance		
16-Pin	76°C/W
18-Pin	73°C/W
Lead Temperature, Soldering (10 sec)	+300°C
Plastic Package		
θ_{JA} , Thermal Impedance		
16-Pin	117°C
18-Pin	110°C
Lead Temperature, Soldering (10 sec)	+260°C
SOIC Package		
θ_{JA} , Thermal Impedance		
Narrow Body	77°C/W
Wide Body	75°C/W
Lead Temperature, Soldering		
Vapor Phase (60 sec)	+215°C
Infrared (15 sec)	+220°C
PLCC Package		
θ_{JA} , Thermal Impedance	90°C/W
Lead Temperature, Soldering		
Vapor Phase (60 sec)	+215°C
Infrared (15 sec)	+220°C


*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

CAUTION


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although these devices feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

ADG508F/ADG509F PIN CONFIGURATIONS

DIP/SOIC




DIP/SOIC




ADG528F PIN CONFIGURATIONS

DIP



PLCC



ADG508F/ADG509F/ADG528F

TERMINOLOGY

V_{DD}	Most positive power supply potential.
V_{SS}	Most negative power supply potential.
GND	Ground (0 V) reference.
R_{ON}	Ohmic resistance between D and S.
R_{ON} Drift	Change in R_{ON} when temperature changes by one degree Celsius.
R_{ON} Match	Difference between the R_{ON} of any two channels.
I_S (OFF)	Source leakage current when the switch is off.
I_D (OFF)	Drain leakage current when the switch is off.
I_D , I_S (ON)	Channel leakage current when the switch is on.
V_D (V_S)	Analog voltage on terminals D, S.
C_S (OFF)	Channel input capacitance for "OFF" condition.
C_D (OFF)	Channel output capacitance for "OFF" condition.
C_D , C_S (ON)	"ON" switch capacitance.
C_{IN}	Digital input capacitance.
t_{ON} (EN)	Delay time between the 50% and 90% points of the digital input and switch "ON" condition.
t_{OFF} (EN)	Delay time between the 50% and 90% points of the digital input and switch "OFF" condition.
$t_{TRANSITION}$	Delay time between the 50% and 90% points of the digital inputs and the switch "ON" condition when switching from one address state to another.
t_{OPEN}	"OFF" time measured between 80% points of both switches when switching from one address state to another.
V_{INL}	Maximum input voltage for Logic "0".
V_{INH}	Minimum input voltage for Logic "1".
I_{INL} (I_{INH})	Input current of the digital input.
Off Isolation	A measure of unwanted signal coupling through an "OFF" channel.
Charge Injection	A measure of the glitch impulse transferred from the digital input to the analog output during switching.
I_{DD}	Positive supply current.
I_{SS}	Negative supply current.

Typical Performance Graphs




Figure 3. On Resistance as a Function of V_D (V_S)




Figure 4. Input Leakage Current as a Function of V_S (Power Supplies OFF) During Overvoltage Conditions




Figure 5. Output Leakage Current as a Function of V_S (Power Supplies ON) During Overvoltage Conditions

ADG508F/ADG509F/ADG528F




Figure 6. On Resistance as a Function of V_D (V_S) for Different Temperatures




Figure 9. Leakage Currents as a Function of Temperature




Figure 7. Input Leakage Current as a Function of V_S (Power Supplies ON) During Overvoltage Conditions




Figure 10. Switching Time vs. Power Supply




Figure 8. Leakage Currents as a Function of V_D (V_S)




Figure 11. Switching Time vs. Temperature

ADG508F/ADG509F/ADG528F

THEORY OF OPERATION

The ADG508F/ADG509F/ADG528F multiplexers are capable of withstanding overvoltages up to ± 35 V, irrespective of whether the power supplies are present or not. Each channel of the multiplexer consists of an n-channel MOSFET, a p-channel MOSFET and an n-channel MOSFET, connected in series. When the analog input exceeds the power supplies, one of the MOSFETs will switch off, limiting the current to sub-microamp levels, thereby preventing the overvoltage from damaging any circuitry following the multiplexer. Figure 12 illustrates the channel architecture that enables these multiplexers to withstand continuous overvoltages.

When an analog input of $V_{SS} + 3$ V to $V_{DD} - 1.5$ V is applied to the ADG508F/ADG509F/ADG528F, the multiplexer behaves as a standard multiplexer, with specifications similar to a standard multiplexer, for example, the on-resistance is $400\ \Omega$ maximum. However, when an overvoltage is applied to the device, one of the three MOSFETs will turn off.

Figures 12 to 15 show the conditions of the three MOSFETs for the various overvoltage situations. When the analog input applied to an ON channel approaches the positive power supply line, the n-channel MOSFET turns OFF since the voltage on the analog input exceeds the difference between V_{DD} and the

n-channel threshold voltage (V_{TN}). When a voltage more negative than V_{SS} is applied to the multiplexer, the p-channel MOSFET will turn off since the analog input is more negative than the difference between V_{SS} and the p-channel threshold voltage (V_{TP}). Since V_{TN} is nominally 1.5 V and V_{TP} is typically 3 V, the analog input range to the multiplexer is limited to -12 V to $+13.5$ V when a ± 15 V power supply is used.

When the power supplies are present but the channel is off, again either the p-channel MOSFET or one of the n-channel MOSFETs will turn off when an overvoltage occurs.

Finally, when the power supplies are off, the gate of each MOSFET will be at ground. A negative overvoltage switches on the first n-channel MOSFET but the bias produced by the overvoltage causes the p-channel MOSFET to remain turned off. With a positive overvoltage, the first MOSFET in the series will remain off since the gate to source voltage applied to this MOSFET is negative.

During fault conditions, the leakage current into and out of the ADG508F/ADG509F/ADG528F is limited to a few microamps. This protects the multiplexer and succeeding circuitry from over stresses as well as protecting the signal sources which drive the multiplexer. Also, the other channels of the multiplexer will be undisturbed by the overvoltage and will continue to operate normally.




Figure 12. $+35$ V Overvoltage Input to the ON Channel




Figure 14. $+35$ V Overvoltage with Power OFF




Figure 13. -35 V Overvoltage on an OFF Channel with Multiplexer Power ON






Figure 15. -35 V Overvoltage with Power OFF

ADG508F/ADG509F/ADG528F


Test Circuits




Test Circuit 1. On Resistance




Test Circuit 4. I_D (ON)




Test Circuit 2. I_S (OFF)




Test Circuit 5. Input Leakage Current
(with Overvoltage)




Test Circuit 3. I_D (OFF)




Test Circuit 6. Input Leakage Current
(with Power Supplies OFF)




Test Circuit 7. Switching Time of Multiplexer, $t_{TRANSITION}$




ADG508F/ADG509F/ADG528F



Test Circuit 8. Break-Before-Make Delay, t_{OPEN}




Test Circuit 9. Enable Delay, $t_{ON}(EN)$, $t_{OFF}(EN)$




Test Circuit 10. Write Turn-On Time, $t_{ON}(\overline{WR})$

ADG508F/ADG509F/ADG528F




Test Circuit 11. Reset Turn-Off Time, $t_{OFF}(\bar{RS})$



* SIMILAR CONNECTION FOR ADG508F/ADG509F

Test Circuit 12. Charge Injection



* SIMILAR CONNECTION FOR ADG508F/ADG509F


Test Circuit 13. OFF Isolation

ADG508F/ADG509F/ADG528F


OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


16-Pin Plastic (N-16)




16-Pin Cerdip (Q-16)



16-Pin SOIC (R-16N) (Narrow Body)



16-Pin SOIC (R-16W) (Wide Body)




ADG508F/ADG509F/ADG528F


OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


18-Pin Plastic (N-18)



18-Pin Cerdip (Q-18)



20-Pin PLCC (P-20A)



C1979a-18-12/94

PRINTED IN U.S.A.