

5 V, 0.8 mA PROFIBUS RS-485 Transceiver

ADM1486

FEATURES

Meets and Exceeds EIA RS-485 and EIA RS-422 Standards 30 Mbps Data Rate Recommended for PROFIBUS Applications 2.1 V Minimum Differential Output with 54 Ω Termination Low Power 0.8 mA I_{CC} Thermal Shutdown and Short Circuit Protection 0.5 ns Skew Driver and Receiver Driver Propagation Delay: 11 ns Receiver Propagation Delay: 12 ns High Impedance Outputs with Drivers Disabled or Power Off Superior Upgrade for SN65ALS1176 Available in Standard 8-Lead SOIC Package

APPLICATIONS Industrial Field Equipment

FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The ADM1486 is a differential line transceiver suitable for high speed bidirectional data communication on multipoint bus transmission lines. It is designed for balanced data transmission, complies with EIA Standards RS-485 and RS-422, and is recommended for PROFIBUS applications. The part contains a differential line driver and a differential line receiver. Both the driver and the receiver may be enabled independently. When disabled or with power off, the driver outputs are high impedance.

The ADM1486 operates from a single 5 V power supply. Excessive power dissipation caused by bus contention or by output shorting is prevented by short circuit protection and thermal circuitry. Short circuit protection circuits limit the maximum output current to ± 200 mA during fault conditions. A thermal shutdown circuit senses if the die temperature rises above 150°C and forces the driver outputs into a high impedance state under this condition.

Up to 50 transceivers may be connected simultaneously on a bus, but only one driver should be enabled at any time. It is therefore important that the remaining disabled drivers do not load the bus. To ensure this, the ADM1486 driver features high output impedance when disabled and when powered down.

This minimizes the loading effect when the transceiver is not being used. The high impedance driver output is maintained over the entire common-mode voltage range from -7 V to +12 V.

The receiver contains a fail-safe feature that results in a logic high output state if the inputs are unconnected (floating).

The ADM1486 is fabricated on BiCMOS, an advanced mixed technology process combining low power CMOS with fast switching bipolar technology. All inputs and outputs contain protection against ESD; all driver outputs feature high source and sink current capability. An epitaxial layer is used to guard against latch-up.

The ADM1486 features extremely fast and closely matched switching, enable, and disable times. Minimal driver propagation delays permit transmission at data rates up to 30 Mbps while low skew minimizes EMI interference.

The part is fully specified over the commercial and industrial temperature range and is available in an 8-lead SOIC package.

REV.0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 2002

ADM1486—SPECIFICATIONS ($V_{cc} = 5 V \pm 5\%$. All specifications T_{MIN} to T_{MAX}, unless otherwise noted.)

2.1 2.1 2.1		5.0	V	
2.1			V	
2.1			v	R = Infinity, Test Circuit 1
		5.0	V	$V_{CC} = 5 V, R = 50 \Omega$ (RS-422), Test Circuit 1
21		5.0	V	$R = 27 \Omega$ (RS-485), Test Circuit 1
4.1		5.0	V	$V_{TST} = -7$ V to +12 V, Test Circuit 2
		0.2	V	$R = 27 \Omega \text{ or } 50 \Omega$, Test Circuit 1
		3	V	$R = 27 \Omega \text{ or } 50 \Omega$, Test Circuit 1
		0.2	V	$R = 27 \Omega \text{ or } 50 \Omega$
60		200	mA	$-7 \text{ V} \le \text{V}_{\text{O}} \le +12 \text{ V}$
60		200	mA	$-7 \text{ V} \le \text{V}_{\text{O}} \le +12 \text{ V}$
		0.8	V	
2.0			V	
		± 1.0	μΑ	
-0.2		+0.2	V	$-7 \text{ V} \le \text{V}_{\text{CM}} \le +12 \text{ V}$
	70		mV	$V_{CM} = 0 V$
20	30		kΩ	$-7 \text{ V} \le \text{V}_{\text{CM}} \le +12 \text{ V}$
		0.6	mA	$V_{IN} = +12 V$
		-0.35	mA	$V_{IN} = -7 V$
		± 1	μΑ	
		0.4	V	I_{OUT} = +4.0 mA
4.0			V	$I_{OUT} = -4.0 \text{ mA}$
7		85	mA	$V_{OUT} = GND \text{ or } V_{CC}$
		± 1.0	μΑ	$0.4~V \leq V_{OUT} \leq 2.4~V$
	1.2	2	mA	Outputs Unloaded, Digital Inputs = GND or V_{CC}
	0.8	1.5	mA	Outputs Unloaded, Digital Inputs = GND or V_{CC}
-	60 2.0 -0.2 20 4.0	$ \begin{array}{c} 60\\ 2.0\\ -0.2\\ 70\\ 20\\ 30\\ 4.0\\ 7\\ 1.2 \end{array} $	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$

Specifications subject to change without notice.

TIMING SPECIFICATIONS ($V_{CC} = 5 V \pm 5\%$. All specifications T_{MIN} to T_{MAX}, unless otherwise noted.)

	· · · · ·					
Parameter	Min	Тур	Max	Unit	Test Conditions/Comments	
DRIVER						
Propagation Delay Input to Output t _{PLH} , t _{PHL}	4	11	17	ns	R_L Diff = 54 Ω , C_{L1} = C_{L2} = 100 pF, Test Circuit 3	
		11	13	ns	$R_L \text{ Diff} = 54 \Omega, C_{L1} = C_{L2} = 100 \text{ pF} @ T_A = 25^{\circ}\text{C}$	
Driver O/P to $\overline{O/P}$ t _{SKEW}		0.5	2	ns	R_L Diff = 54 Ω , $C_{L1} = C_{L2} = 100$ pF, Test Circuit 3*	
Driver Rise/Fall Time t _R , t _F		8	15	ns	R_L Diff = 54 Ω , C_{L1} = C_{L2} = 100 pF, Test Circuit 3	
Driver Enable to Output Valid t _{ZH} , t _{ZL}		9	15	ns	$R_L = 110 \Omega$, $C_L = 50 pF$, Test Circuit 4	
Driver Disable Timing t_{HZ} , t_{LZ}		9	15	ns	$R_L = 110 \Omega$, $C_L = 50 pF$, Test Circuit 4	
Matched Enable Switching						
$ \mathbf{t}_{AZH} - \mathbf{t}_{BZL} $, $ \mathbf{t}_{BZH} - \mathbf{t}_{AZL} $		1	3	ns	$R_L = 110 \Omega$, $C_L = 50 pF$, Test Circuit 4	
Matched Disable Switching						
$ t_{AHZ} - t_{BLZ} $, $ t_{BHZ} - t_{ALZ} $		2	5	ns	$R_L = 110 \Omega$, $C_L = 50 pF$, Test Circuit 4	
RECEIVER						
Propagation Delay Input to Output t _{PLH} , t _{PHL}	6	12	20	ns	$C_L = 15 \text{ pF}$, Test Circuit 5	
Skew t _{PLH} -t _{PHL}		0.4	2	ns	$C_L = 15 \text{ pF*}$, Test Circuit 5	
Receiver Enable t_{ZH} , t_{ZL}		7	13	ns	$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega$, Test Circuit 6	
Receiver Disable t _{HZ} , t _{LZ}		7	13	ns	$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega$, Test Circuit 6	

*Guaranteed by characterization.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

 $(T_A = 25^{\circ}C, \text{ unless otherwise noted.})$

V _{CC}
Inputs
Driver Input (DI) $\dots \dots \dots$
Control Inputs (DE, $\overline{\text{RE}}$)0.3 V to V _{CC} + 0.3 V
Receiver Inputs (A, B) $\dots \dots \dots \dots \dots \dots \dots \dots \dots \dots -9$ V to +14 V
Outputs
Driver Outputs –9 V to +14 V
Receiver Output $\dots \dots \dots$
Power Dissipation 8-Lead SOIC 450 mW
θ_{JA} , Thermal Impedance

Operating Temperature Range
Industrial (A Version)
Storage Temperature Range –65°C to +150°C
Lead Temperature (Soldering, 10 sec) 300°C
Vapor Phase (60 sec) 215°C
Infrared (15 sec) 220°C

*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods of time may affect device reliability.

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
ADM1486AR	-40°C to +85°C	8-Lead Narrow Body (SOIC)	RN-8

CAUTION_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADM1486 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATION



PIN FUNCTION DESCRIPTION

Pin	Mnemonic	Function
1	RO	Receiver Output. When enabled, if A > B by 200 mV, RO = High. If A < B by 200 mV, RO = Low.
2	RE	Receiver Output Enable. A low level enables the receiver output, RO. A high level places it in a high imped- ance state.
3	DE	Driver Output Enable. A high level enables the driver differential outputs, A and B. A low level places it in a high impedance state.
4	DI	Driver Input. When the driver is enabled, a logic Low on DI forces A low and B high while a logic High on DI forces A high and B low.
5	GND	Ground Connection, 0 V
6	Α	Noninverting Receiver Input A/Driver Output A
7	В	Inverting Receiver Input B/Driver Output B
8	V _{CC}	Power Supply, 5 V \pm 5%

Table I. Transmitting

In	puts	Out	Outputs		
DE	DI	В	A		
1	1	0	1		
1	0	1	0		
0	Х	Z	Z		

Table II. Receiving

RE	Inputs A-B	Output RO
0	≥+0.2 V	1
0	$\leq -0.2 \text{ V}$	0
0	Inputs Open	1
1	X	Z

Test Circuits



Test Circuit 1. Driver Voltage Measurement



Test Circuit 2. Driver Voltage Measurement



Test Circuit 3. Driver Propagation Delay

Switching Characteristics



Figure 1. Driver Propagation Delay, Rise/Fall Timing



Figure 2. Driver Enable/Disable Timing



Test Circuit 4. Driver Enable/Disable



Test Circuit 5. Receiver Propagation Delay



Test Circuit 6. Receiver Enable/Disable



Figure 3. Receiver Propagation Delay



Figure 4. Receiver Enable/Disable Timing

ADM1486–Typical Performance Characteristics







TPC 2. Output Current vs. Receiver Output High Voltage



TPC 3. Receiver Output High Voltage vs. Temperature I = 8 mA



TPC 4. Receiver Output Low Voltage vs. Temperature I = 8 mA



TPC 5. Output Current vs. Driver Differential Output Voltage







TPC 7. Output Current vs. Driver Output Low Voltage



TPC 8. Output Current vs. Driver Output High Voltage



TPC 9. Supply Current vs. Temperature



TPC 10. Receiver Skew vs. Temperature



TPC 11. Driver Skew vs. Temperature



TPC 12. Tx Pulsewidth Distortion



TPC 13. Unloaded Driver Differential Outputs



TPC 14. Loaded Driver Differential Outputs (R_L Diff = 54 Ω , $C_{L1} = C_{L2} = 100 \text{ pF}$)



TPC 15. Driver/Receiver Propagation Delays Low to High (R_L Diff = 54 Ω , $C_{L1} = C_{L2} = 100 \text{ pF}$)



TPC 16. Driver/Receiver Propagation Delays High to Low (R_L Diff = 54 Ω , $C_{L1} = C_{L2} = 100 \text{ pF}$)



TPC 17. Unloaded Driver Outputs at 15 Mbps



TPC 18. Unloaded Driver Outputs at 30 Mbps



TPC 19. Loaded Driver Outputs at 15 Mbps ($R_L Diff = 54 \ \Omega$, $C_{L1} = C_{L2} = 100 \ pF$)



TPC 20. Loaded Driver Outputs at 30 Mbps ($R_L Diff = 54 \Omega$, $C_{L1} = C_{L2} = 100 pF$)

APPLICATIONS INFORMATION

Differential Data Transmission

Differential data transmission is used to reliably transmit data at high rates over long distances and through noisy environments. Differential transmission nullifies the effects of ground shifts and noise signals that appear as common-mode voltages on the line. There are two main standards approved by the Electronics Industries Association (EIA) that specify the electrical characteristics of transceivers used in differential data transmission.

The RS-422 standard specifies data rates up to 10 MBaud and line lengths up to 4,000 ft. A single driver can drive a transmission line with up to 10 receivers.

In order to cater to true multipoint communications, the RS-485 standard was defined. This standard meets or exceeds all the requirements of RS-422, but also allows up to 32 drivers and 32 receivers to be connected to a single bus. An extended common-mode range of -7 V to +12 V is defined. The most significant difference between RS-422 and RS-485 is that the drivers may be disabled, allowing more than one (32 in fact) to be connected to a single line. Only one driver should be enabled at a time, but the RS-485 standard contains additional specifications to guarantee device safety in the event of line contention.

Cable and Data Rate

The transmission line of choice for RS-485 communications is a twisted pair. Twisted pair cable tends to cancel common-mode noise and also causes cancellation of the magnetic fields generated by the current flowing through each wire, thereby reducing the effective inductance of the pair.

The ADM1486 is designed for bidirectional data communications on multipoint transmission lines. A typical application showing a multipoint transmission network is illustrated in Figure 5. An RS-485 transmission line can have as many as 32 transceivers on the bus. Only one driver can transmit at a particular time but multiple receivers may be enabled simultaneously.

As with any transmission line, it is important that reflections are minimized. This may be achieved by terminating the extreme ends of the line using resistors equal to the characteristic impedance of the line. Stub lengths of the main line should also be kept as short as possible. A properly terminated transmission line appears purely resistive to the driver.

Thermal Shutdown

The ADM1486 contains thermal shutdown circuitry that protects the part from excessive power dissipation during fault conditions. Shorting the driver outputs to a low impedance source can result in high driver currents. The thermal sensing circuitry detects the increase in die temperature and disables the driver outputs. The thermal sensing circuitry is designed to disable the driver outputs when a die temperature of 150°C is reached. As the device cools, the drivers are re-enabled at 140°C.

Propagation Delay

The ADM1486 features very low propagation delay, ensuring maximum baud rate operation. The driver is well balanced, ensuring distortion free transmission.

Another important specification is a measure of the skew between the complementary outputs. Excessive skew impairs the noise immunity of the system and increases the amount of electromagnetic interference (EMI).

Receiver Open-Circuit Fail-Safe

The receiver input includes a fail-safe feature that guarantees a logic high on the receiver when the inputs are open circuit or floating.



Figure 5. Typical RS-485 Network

	_		
Specification	RS- 422	RS- 485	PROFIBUS
Transmission Type Maximum Cable Length	Differential 4000 ft.	Differential 4000 ft.	Differential
Minimum Driver Output Voltage	$\pm 2 \text{ V}$	±1.5 V	±2.1 V
Driver Load Impedance	$100 \ \Omega$	54 Ω	54 Ω
Receiver Input Resistance	$4 \text{ k}\Omega \text{ min}$	$12 \text{ k}\Omega \text{ min}$	$20 \text{ k}\Omega \text{ min}$
Receiver Input Sensitivity	±200 mV	±200 mV	±200 mV
Receiver Input Voltage Range	–7 V to +7 V	-7 V to +12 V	-7 V to +12 V
No. of Drivers/Receivers Per Line	1/10	32/32	50/50

OUTLINE DIMENSIONS

8-Lead Standard Small Outline Package [SOIC] Narrow Body

(RN-8)

Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MS-012AA CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN