



ADS7832

Autocalibrating, 4-Channel, 12-Bit ANALOG-TO-DIGITAL CONVERTER

FEATURES

- PIN COMPATIBLE TO ADC7802 AND ADS7803
- SINGLE SUPPLY: +5V OR +3.3V
- LOW POWER: 14mW plus Power Down
- SIGNAL-TO-(NOISE + DISTORTION) RATIO OVER TEMPERATURE:
 69dB min with f_{IN} = 1kHz
 66dB min with f_{IN} = 50kHz
- FAST CONVERSION TIME: 8.5µs Including Acquisition (117kHz Sampling Rate)
- FOUR-CHANNEL INPUT MULTIPLEXER
- AUTOCAL: No offset or Gain Adjust Required

DESCRIPTION

The ADS7832 is a monolithic CMOS 12-bit analogto-digital converter with internal sample/hold and fourchannel multiplexer. It is designed and tested for full dynamic performance with input signals to 50kHz. The 5V single-supply requirements and standard \overline{CS} , \overline{RD} , and \overline{WR} control signals make the part easy to use in microprocessor applications. Conversion results are available in two bytes through an 8-bit three-state output bus.

The ADS7832 is available in a 28-pin plastic DIP and 28-lead PLCC, fully specified for operation over the industrial -40° C to $+85^{\circ}$ C temperature range.



SPECIFICATIONS

ADS7832 Electrical Specifications with 3.3V Supply

 $V_{A} = V_{D} = V_{REF} + = 3.3V \pm 10\%; V_{REF} = AGND = DGND = 0V; CLK = 1MHz \text{ external}, T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ after calibration at any temperature, unless otherwise specified.}$

		ADS	l		
PARAMETER	CONDITIONS	MIN	TYP	TYP MAX	
RESOLUTION				12	Bits
ANALOG INPUT	$V_{A} = V_{D} = V_{REF+} = 3.0V$				
Voltage Input Range	TA TO TREFT COOL	0		V _{REF+}	V
Input Capacitance		Ŭ	40	• KEF+	pF
On State Bias Current			-10	100	nA
Off State Bias Current	T _A = +25°C			100	nA
	$T_A = -40^{\circ}$ C to +85°C			100	nA
On Registeres Multiplever	$I_A = -40^{\circ}C 10 + 85^{\circ}C$		400	100	
On Resistance Multiplexer			400		Ω
Off Resistance Multiplexer			10		MΩ
Channel Separation	$F_{IN} = 1 \text{kHz}, V_{REF} + = 3.0 \text{V}$		0.5		LSB
REFERENCE INPUT					
For Specified Performance: V _{REF} +			VA		v
V _{REF}			0		v
For Derated Performance ⁽²⁾ : V _{REF} +	(1/1) $(1/1)$ $(1/1)$ $(1/2)$	2.5	U U	V	v
	$(V_{REF}+) - (V_{REF}-) \ge 2.5V$			V _A	-
V _{REF} -		0		0.5	V
Input Reference Current			100	200	μΑ
THROUGHPUT SPEED					
Conversion Time With External Clock (Including					
Multiplexer Settling Time and Acquisition Time)	CLK = 1MHz			17	
womplexer Seminy time and Acquismon time)	CLK = TMHZ CLK = 500kHz			34	μs
				34	μs
With Internal Clock Using Recommended	$T_A = +25^{\circ}C$		30		μs
Clock Components	$T_A = -40^{\circ}C$ to $+85^{\circ}C$		30		μs
Slew Rate			2		V/µs
Multiplexer Settling Time to 1/2 LSB			0.5		μs
Multiplexer Access Time			20		ns
SAMPLING DYNAMICS		1			
Full Power Bandwidth	–3dB		2		MHz
Aperture Jitter					ps
Aperture Delay	SRF D2 LOW ⁽³⁾		5		μs
	SFR D2 HIGH		5		ns
DC ACCURACY					
Integral Nonlinearity, All Channels	SFR D2 LOW			±0.75	LSB ⁽⁴⁾
	SFR D2 HIGH, Internal Clock or Sampling		±0.5		LSB
	Command Synchronous to External Clock				
	SFR D2 HIGH, Sampling		±0.6		LSB
	Command Asynchronous to External Clock				
Differential Nonlinearity				±0.75	LSB
No Missing Codes			Guaranteed	±0.70	LOD
	All Channels		Guaranteeu	10 5	
Gain Error	All Channels			±0.5	LSB
Gain Error Drift	Between Calibration Cycles		±0.2		ppm/°C
Offset Error	All Channels				
	SFR D2 LOW			±0.75	LSB
	SFR D2 HIGH, Internal Clock or Sampling		±1		LSB
	Command Synchronous to External Clock				
	SFR D2 HIGH, Sampling		±4		LSB
	Command Asynchronous to External Clock		- - -		100
Offset Error Drift	Between Calibration Cycles				
	,				100
	SFR D2 LOW		±0.2		ppm/°C
	SFR D2 HIGH, Internal Clock or Sampling		±0.5		ppm/°C
	Command Synchronous to External Clock				
	SFR D2 HIGH, Sampling		±1		ppm/°C
	Command Asynchronous to External Clock				
Channel-to-Channel Mismatch	SFR D2 LOW		±0.25		LSB
	SFR D2 HIGH, Internal Clock or Sampling		±0.5		LSB
	Command Synchronous to External Clock				
	SFR D2 HIGH, Sampling		±1		LSB
	Command Asynchronous to External Clock		<u></u>		100
Power Supply Sensitivity	$V_{\rm D} = V_{\rm A} = +3.3 \text{ V} \pm 10\%$ (without recalibration)		±0.125		LSB
	$v_{\rm D} = v_{\rm A} = \pm 0.0 v \pm 10.0 v$ (without recalibration)		±0.120		LOD
AC ACCURACY					
Signal-to-(Noise + Distortion) Ratio	f _{IN} = 1kHz	69	71		dB ⁽¹⁾
Orginal to-(INOISE + Distortion) Natio					-
	$f_{IN} = 50 kHz$	66	69		dB
Total Harmonic Distortion	f _{IN} = 50kHz		-75		dB
Signal-to-Noise Ratio	f _{IN} = 50kHz		70		dB
Spurious Free Dynamic Range	f _{IN} = 1kHz		85		dB
opunous rifee Dynamic Range					



SPECIFICATIONS (CONT)

ADS7832 Electrical Specifications with 3.3V Supply

V_A = V_D = V_{REF}+ = 3.3V ±10%; V_{REF}- = AGND = DGND = 0V; CLK = 1MHz external, T_A = -40°C to +85°C, after calibration at any temperature, unless otherwise specified.

		ADS	7832BP/ADS78	332BN	
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL INPUTS					
Voltage Levels: V _{II}		-0.3		+0.8	V
V _{IH}		0.7 • V _D		V _D +0.3V	V
Current Levels: IIL	CAL (Internal Pull-Up)	5	10	5	μA
II.	All Other Inputs			±10	μA
III	SFR (Internal Pull-Down)		90		μA
III	CLK			1.5	mA
I _{IH}	All Other Inputs			±10	μA
I _{IH}	Power Down Mode (SFR D3 HIGH)			±100	nA
DIGITAL OUTPUTS					
Data Format		Parall	el 12 Bits in Two	o Bytes	
Data Coding			Straight Binary	/	
V _{OL}	I _{SINK} = 1.6mA			0.2 • V _D	V
V _{OH}	$I_{SOURCE} = 200 \mu A$	0.8 • V _D			V
Leakage Current	High-Z State, V _{OUT} = 0V to V _D			±1	μA
Output Capacitance	High-Z State		4		pF
CALIBRATION TIMING					
Calibration Cycle	Power On or Power Failure			37393	Clock Cycles
Calibration Cycle	During Normal Operation			4625	Clock Cycles
DIGITAL TIMING					
Bus Access Time				83	ns
Bus Relinquish Time				83	ns
POWER SUPPLIES					
Supply Voltage for Specified Performance: V _A	Tested at 3.0V	3	3.3		V
V _D	Tested at 3.0V	3	3.3		V
Supply Current: I _A			2.5	3	mA
l _D			300	500	μA
Power Dissipation	Power Up Mode or During Conversion		7.5		mW
	Power Down Mode, No Clock Running		50		μW
TEMPERATURE RANGE					
Specification		-40		+85	°C
Storage		-65		+150	°C

* These specifications need to be added based on performance of final silicon.

NOTES: (1) All specifications in dB are referred to a full-scale input range. (2) Over this range, total error will typically not exceed ±1LSB. (3) In this mode, the ADS7832 acquires the input signal for five clock cycles after a start command, before the input is held and conversion begins. (4) LSB means Least Significant Bit. For a 0V to 5V input range, one LSB is 1.22mV. For a 0V to 2.5V input range, one LSB is 610µV.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



SPECIFICATIONS

ADS7832 Electrical Specifications with 5V Supply

 $V_A = V_D = 5V \pm 10\%$; $V_{REF} + = 5.0V$; $V_{REF} - = AGND = DGND = 0V$; CLK = 1MHz external 50% $\pm 2\%$ Duty Cycle, $T_A = -40$ °C to +85°C, after calibration at any temperature, unless otherwise specified.

		ADS	67832BP/ADS783	32BN		
PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS	
RESOLUTION				12	Bits	
ANALOG INPUT						
Voltage Input Range	$V_{D} = V_{A} = V_{REF} + = 5V$	0		5	V	
Input Capacitance			40		pF	
On State Bias Current				100	nA	
Off State Bias Current	$T_A = +25^{\circ}C$			10	nA	
	$T_A = -40^{\circ}C$ to $+85^{\circ}C$			100	nA	
On Resistance Multiplexer			400		Ω	
Off Resistance Multiplexer			10		MΩ	
Channel Separation	$F_{IN} = 1 \text{kHz}, V_D = V_A = V_{REF} + = 5 \text{V}$		0.5		LSB	
REFERENCE INPUT						
For Specified Performance:	$V_{REF} = V_A = 5V$.,	
V _{REF} +			V _A		V	
V _{REF} For Derated Performance ⁽²⁾ :	(1) (1) (1) (2) (2)		0		V	
	$(V_{REF}+) - (V_{REF}-) \ge 2.5V$	2.5		V	V	
V _{REF} +		2.5		V _A 1	V	
V _{REF} - Input Reference Current		0	100	200	μA	
•			100	200	μη	
THROUGHPUT SPEED	CLK = 2MHz			8.5		
Conversion Time With External Clock (Including Multiplexer Settling Time and Acquisition Time)	CLK = 2MHZ CLK = 1MHZ			8.5 17	μs	
Multiplexer Setting Time and Acquisition Time)	CLK = 500 kHz			34	μs	
With Internal Clock Using Recommended	$T_A = +25^{\circ}C$		30	34	μs μs	
Clock Components	$T_{A} = -40^{\circ}$ C to +85°C		30		μs μs	
Slew Rate		2			mV/μs	
Multiplexer Settling Time to 1/2 LSB		_	0.5		μs	
Multiplexer Access Time			20		ns	
SAMPLING DYNAMICS						
Full Power Bandwidth	–3dB		4		MHz	
Aperture Jitter			10		ps	
Aperture Delay	SRF D2 LOW ⁽³⁾		2.5		μs	
	SFR D2 HIGH		5		ns	
DC ACCURACY						
Integral Nonlinearity, All Channels	SFR D2 LOW			±0.75	LSB ⁽⁴⁾	
integral Noninearity, Air Chaineis	SFR D2 HIGH, Internal Clock or Sampling		±0.5	±0.75	LSB	
	Command Synchronous to External Clock		10.0		LOD	
	SFR D2 HIGH, Sampling		±0.6		LSB	
	Command Asynchronous to External Clock				-	
Differential Nonlinearity				±0.75	LSB	
No Missing Codes			Guaranteed			
Gain Error	All Channels			±0.50	LSB	
Gain Error Drift	Between Calibration Cycles		±0.2		ppm/°C	
Offset Error	All Channels					
	SFR D2 LOW			±0.75	LSB	
	SFR D2 HIGH, Internal Clock or Sampling		±1		LSB	
	Command Synchronous to External Clock SFR D2 HIGH, Sampling		±4		LSB	
	Command Asynchronous to External Clock		±4		LOD	
Offset Error Drift	Between Calibration Cycles					
	SFR D2 LOW		±0.2		ppm/°C	
	SFR D2 HIGH, Internal Clock or Sampling		±0.2		ppm/°C	
	Command Synchronous to External Clock				- p, U	
	SFR D2 HIGH, Sampling		±1		ppm/°C	
	Command Asynchronous to External Clock					
Channel-to-Channel Mismatch	SFR D2 LOW		±0.25		LSB	
	SFR D2 HIGH, Internal Clock or Sampling		±0.5		LSB	
	Command Synchronous to External Clock					
	SFR D2 HIGH, Sampling		±1.0		LSB	
	Command Asynchronous to External Clock					
Power Supply Sensitivity	$V_D = V_A = +5V \pm 10\%$ (without recalibration)		±0.125		LSB	



SPECIFICATIONS (CONT)

ADS7832 Electrical Specifications with 5V Supply

 $V_A = V_D = 5V \pm 10\%$; $V_{REF} + = 5V$; $V_{REF} - = AGND = DGND = 0V$; CLK = 1MHz external 50% $\pm 2\%$ Duty Cycle, $T_A = -40$ °C to +85°C, after calibration at any temperature, unless otherwise specified.

		ADS	7832BP/ADS78	332BN		
PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS	
AC ACCURACY						
Signal-to-(Noise + Distortion) Ratio	$\begin{array}{l} f_{\rm IN}=1 \rm kHz \\ f_{\rm IN}=50 \rm kHz \\ f_{\rm IN}=50 \rm kHz \\ f_{\rm IN}=50 \rm kHz \end{array}$	69 66	71 69 –75 70		dB ⁽¹⁾ dB dB dB	
Signal-to-Noise Ratio Spurious Free Dynamic Range	$f_{\rm IN} = 50 {\rm kHz}$ $f_{\rm IN} = 1 {\rm kHz}$ $f_{\rm IN} = 50 {\rm kHz}$		85 82		dB dB dB	
DIGITAL INPUTS Voltage Levels: V_{IL} V_{IH} V_{IL} V_{IH} Current Levels: I_{IL} I_{IL} I_{IH} I_{IH} I_{IH} I_{IH}	CLK CLK All Others All Others CAL (Internal Pull-Up) All Other Inputs SFR (Internal Pull-Down) CLK All Other Inputs Power Down Mode (SFR D3 HIGH)	-0.3 3.5 -0.3 2.4	10 90	$0.8 \\ V_{D} + 0.3V \\ 0.8 \\ V_{D} + 0.3V \\ \pm 10 \\ 1.5 \\ \pm 10 \\ \pm 100 \\ \end{array}$	V V V μΑ μΑ μΑ μΑ ηΑ ηΑ	
DIGITAL OUTPUTS Data Format Data Coding VoL VoH Leakage Current Output Capacitance	Parallel 12 Bits in Two Bytes Straight Binary I _{SINK} = 1.6mA I _{SOURCE} = 200μA High-Z State High-Z State	4	4	0.4 ±1	V V μA pF	
CALIBRATION TIMING Calibration Cycle Calibration Cycle	Power On or Power Failure During Normal Operation			37393 4625	Clock Cycles Clock Cycles	
DIGITAL TIMING Bus Access Time Bus Relinquish Time				83 83	ns ns	
$\begin{array}{c} \textbf{POWER SUPPLIES} \\ \text{Supply Voltage for Specified Performance: } V_A \\ V_D \\ \text{Supply Current: } I_A \\ I_D \\ \text{Power Dissipation} \end{array}$	Tested at 5.5V Tested at 5.5V Tested at 5.5V Tested at 5.5V Tested at 5.5V Power Up Mode or During Conversion Power Down Mode, No Clock Running		5 5 2.5 300 14 50	5.5 5.5 5.5 500	V V mA μA mW μW	
TEMPERATURE RANGE Specification Storage		-40 -65		85 150	°C °C	

*These specifications need to be added based on performance of final silicon.

NOTES: (1) All specifications in dB are referred to a full-scale input range. (2) Over this range, total error will typically not exceed ±1LSB. (3) In this mode, the ADS7832 acquires the input signal for five clock cycles after a start command, before the input is held and conversion begins. (4) LSB means Least Significant Bit. For a 0V to 5V input range, one LSB is 1.22mV. For a 0V to 2.5V input range, one LSB is 610 μ V.



PIN CONFIGURATIONS





PACKAGE/ORDERING INFORMATION

PRODUCT	MINIMUM SIGNAL-TO-(NOISE + DISTORTION) RATIO, dB	INTEGRAL NONLINEARITY MAXIMUM LSB	SPECIFICATION TEMPERATURE RANGE	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
ADS7832BN	69	±3/4	–40°C to +85°C	28-Pin LCC	251
ADS7832BP	69	±3/4	–40°C to +85°C	28-Pin Plastic DIP	215

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

ABSOLUTE MAXIMUM RATINGS

V _A to Analog Ground7V
V _D to Digital Ground7V
V_A to V_D ±0.3V
Analog Ground to Digital Ground ±0.3V
Control Inputs to Digital Ground0.3V to V _D + 0.3V
Analog Input Voltage to Analog Ground0.3V to V _A + 0.3V
Maximum Junction Temperature 150°C
Internal Power Dissipation
Lead Temperature (soldering, 10s) +260°C
(soldering, 3s)+360°C
Thermal Resistance, θ _{IA}
Maximum Input Current to Any Pin ±50mA
ESD: Human Body Model 1kV

ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PIN ASSIGNMENTS

PIN #	NAME	DESCRIPTION
1	SFR	Special Function Register. When connected to a microprocessor address pin, allows access to special functions through D0 to D7. If not used, connect to DGND. This pin has an internal pull-down.
2 to 5	AIN0 to AIN3	Analog inputs. Channel 0 to channel 3.
6	V _{REF} +	Positive voltage reference input. Must be \leq (V _A + 0.3V).
7	V _{REF} -	Negative voltage reference input.
8	DGND	Digital ground. DGND = 0V.
9	V _D	Logic supply voltage. Must be \leq (V _A + 0.3V) and applied after V _A .
10 to 17	D0 to D7	Data Bus Input/Output Pins. Normally used to read output data. When SFR is LOW, these function as follows:
10	D7	Data Bit 7 if HBE is LOW; if HBE is HIGH, acts as converter status pin and is HIGH during conversion or calibration, goes LOW after the conversion is completed. (Acts as an inverted BUSY).
11	D6	Data Bit 6 if HBE is LOW; LOW if HBE is HIGH.
12	D5	Data Bit 5 if HBE is LOW; LOW if HBE is HIGH.
13 14	D4 D3	Data Bit 4 if HBE is LOW; LOW if HBE is HIGH. Data Bit 3 if HBE is LOW; Data Bit 11 (MSB) if HBE is HIGH.
15	D2	Data Bit 2 if HBE is LOW; Data Bit 10 if HBE is HIGH.
16	D1	Data Bit 1 if HBE is LOW; Data Bit 9 if HBE is HIGH.
17	D0	Data Bit 0 (LSB) if HBE is LOW; Data Bit 8 if HBE is HIGH.
18	RD	Read Input. Active LOW; used to read the data outputs in combination with $\overline{\text{CS}}$ and HBE.
19	CS	Chip Select Input. Active LOW.
20	WR	Write Input. Active LOW; used to start a new conversion and to select an analog channel via address inputs A0 and A1 in combination with \overline{CS} . The minimum \overline{WR} pulse LOW width is 100ns.
21	HBE	High Byte Enable. Used to select high or low data output byte in combination with CS and RD, or to select SFR.
22	BUSY	BUSY is LOW during conversion or calibration. BUSY goes HIGH after the conversion is completed.
23	CLK	Clock Input. For internal or external clock operation. For external clock operation, connect to a 74HC-compatible clock source. For internal clock operation, connect per the clock operation description.
24 to 25	A0 to A1	Address Inputs. Used to select one of four analog input channels in combination with \overline{CS} and \overline{WR} . The address inputs are latched on the rising edge of \overline{WR} or \overline{CS} .
		A1 A0 Selected Channel
		LOW LOW AINO
		LOW HIGH AIN1
		HIGH LOW AIN2
		HIGH HIGH AIN3
26	CAL (SHC)	Calibration Input. A calibration cycle is initiated when \overline{CAL} is LOW. The minimum pulse width of \overline{CAL} is 100ns. If not used, connect to V _D . In this case calibration is only initiated at power on, or with SFR. If D2 of the SFR is programmed HIGH, pin 26 will be an input to control the sample-to-hold timing. A rising edge on pin 26 will switch from sample-mode to hold-mode and initiate a conversion. This pin has an internal pull-up.
27	AGND	Analog Ground. AGND = 0V.
28	V _A	Analog Supply. Must be \geq (V _D - 0.3V) and ((V _{REF} +) - 0.3V)



THEORY OF OPERATION

ADS7832 uses the advantages of advanced CMOS technology (logic density, stable capacitors, precision analog switches, and low power consumption) to provide a precise 12-bit analog-to-digital converter with on-chip sampling and four-channel analog-input multiplexer.

The input stage consists of an analog multiplexer with an address latch to select from four input channels.

The converter stage consists of an advanced successive approximation architecture using charge redistribution on a capacitor network to digitize the input signal. A temperature-stabilized differential auto-zeroing circuit is used to minimize offset errors in the comparator.

Linearity errors in the binary weighted main capacitor network are corrected using a capacitor trim network and correction factors stored in on-chip memory. The correction terms are calculated by an on-chip microcontroller during a calibration cycle, initiated either by power-up or by applying an external calibration signal at any time. During conversion, the correct trim capacitors are switched into the main capacitor array as needed to correct the conversion accuracy. With all of the capacitors in both the main array and the trim array on the same chip, excellent stability is achieved, both over temperature and over time.

For flexibility, timing circuits include both an internal clock generator and an input for an external clock to synchronize with external systems. Standard control signals and threestate input/output registers simplify interfacing ADS7832 to most micro-controllers, microprocessors or digital storage systems.

The on-chip sampling provides excellent dynamic performance for input signals to 50kHz, and has a full-power –3dB bandwidth of 4MHz. Full control over sample-to-hold timing is available for applications where this is critical.

Finally, this performance is matched with the low-power advantages of CMOS structures to allow a typical power consumption of 10mW, with a 50μ W power down option.

OPERATION

BASIC OPERATION

Figure 1 shows the simple circuit required to operate ADS7832 in the Transparent Mode, converting a single input channel. A convert command on pin 20 (\overline{WR}) starts a conversion. Pin 22 (BUSY) will output a LOW during the conversion process (including sample acquisition and conversion), and rises only after the conversion is completed. The two bytes of output data can then be read using pin 18 (\overline{RD}) and pin 21 (HBE).

STARTING A CONVERSION

A conversion is initiated on the rising edge of the \overline{WR} input, with valid signals on A0, A1 and \overline{CS} . The selected input channel is sampled for five clock cycles. The successive



FIGURE 1. Basic Operation.

approximation conversion takes place during clock cycles 6 through 17.

Figures 2 and 3 show the full conversion sequence and the timing to initiate a conversion.

A conversion can also be initiated by a rising edge on pin 26, if a HIGH has been written to D2 of the Special Function Register, as discussed below.

CALIBRATION

A calibration cycle is initiated automatically upon power-up (or after a power failure). Calibration can also be initiated by the user at any time by the rising edge of a minimum 100nswide LOW pulse on the CAL pin (pin 26), or by setting D1 HIGH in the Special Function Register (see SFR section). A calibration command will initiate a calibration cycle, regardless of whether a conversion is in process. During a calibration cycle, convert commands are ignored.

Calibration takes 4608 clock cycles, and a normal conversion (17 clock cycles) is added automatically. Thus, at the end of a calibration cycle, there is valid conversion data in the output registers. For maximum accuracy, the supplies and reference need to be stable during the calibration procedure. To ensure that supply voltages have settled and are stable, an internal timer provides a waiting period of 37,393 clock cycles between power-up/power-failure and the start of the calibration cycle.

READING DATA

Data from the ADS7832 is read in two 8-bit bytes, with the Low byte containing the 8 LSBs of data, and the High byte containing the 4 MSBs of data. The outputs are coded in



straight binary (with 0V = 000 hex, 5V = FFF hex), and the data is presented in a right-justified format (with the LSB as the most right bit in the 16-bit word). Two read operations are required to transfer the High byte and Low byte, and the bytes are presented according to the input level on the High Byte Enable pin (HBE).

The bytes can be read in either order, depending on the status of the HBE input. If HBE changes while \overline{CS} and \overline{RD} are LOW, the output data will change to correspond to the HBE input. Figure 4 shows the timing for reading first the Low byte and then the High byte.



FIGURE 2. Converter Timing.



FIGURE 3. Write Cycle Timing (for initiating conversion or calibration).



FIGURE 4. Read Cycle Timing.



ADS7832 provides two modes for reading the conversion results. At power-up, the converter is set in the Transparent Mode.

TRANSPARENT MODE

This is the default mode for ADS7832. In this mode, the conversion decisions from the successive approximation register are latched into the output register as they are made. Thus, the High byte (the 4 MSBs) can be read after the end of the ninth clock cycle (five clock cycles for the mux settling, sample acquisition and auto-zeroing of the comparator, followed by the four clock cycles for the <u>4MSB</u> decisions.) The complete 12-bit data is available after <u>BUSY</u> has gone HIGH, or the internal status flag goes LOW (D7 when HBE is HIGH).

LATCHED OUTPUT MODE

This mode is activated by writing a HIGH to D0 in the Special Function Register with \overline{CS} and \overline{WR} LOW and SFR and HBE HIGH. (See the discussion of the Special Function Register below.)

In this mode, the data from a conversion is latched into the output buffers only after a conversion is complete, and remains there until the next conversion is completed. The conversion result is valid during the next conversion. This allows the data to be read even after a new conversion is started, for faster system throughput.

TIMING CONSIDERATIONS

Table I and Figures 3 through 9 show the digital timing of ADS7832 under the various operating modes. All of the

critical parameters are guaranteed over the full -40° C to $+85^{\circ}$ C operating range for ease of system design.

SPECIAL FUNCTION REGISTER (SFR)

An internal register is available, either to determine additional data concerning the ADS7832, or to write additional instructions to the converter.

Table II shows the data in the Special Function Register that will be transferred to the output bus by driving HBE HIGH (with SFR HIGH) and initiating a read cycle (driving $\overline{\text{RD}}$ and $\overline{\text{CS}}$ LOW with $\overline{\text{WR}}$ HIGH.) The Power Fail flag in the SFR is set when the power supply falls below about 2.7V. The flag also means that a new calibration has been started,

PIN	FUNCTION	DESCRIPTION
D0	Mode Status	If LOW, Transparent Mode enabled for data latches. If HIGH, latched Output Mode enabled.
D1	CAL Flag	If HIGH, calibration cycle in progress.
D2	Pin 26 Status	If LOW, pin 26 used as input to initiate calibration cycle. If HIGH, pin 26 used as input to control sample-to-hold timing.
D3	Power Down Status	If HIGH, in Power Down Mode (Power Down Mode is the default condition).
D4		Reserved for factory use.
D5	POWER FAIL Flag	If HIGH, a power supply failure has occurred (supply fell below 2.7V). Always write as LOW.
D6	CAL ERROR Flag	If HIGH, an overflow occurred during calibration.
D7	BUSY Flag	If HIGH, conversion or calibration in progress.

NOTE: These data are transferred to the bus when a read cycle is initiated with SFR and HBE HIGH. Reading the SFR with SFR HIGH and HBE LOW is reserved for factory use at this time, and will yield unpredictable data.

TABLE II. Reading the Special Function Register.

SYMBOL	PARAMETER ⁽¹⁾	MIN	ТҮР	MAX	UNITS
t ₁	CS to WR Setup Time ⁽²⁾	0	0	0	ns
t ₂	WR or CAL Pulse Width	100			ns
t ₃	CS to WR Hold Time ⁽²⁾	0	0	0	ns
t ₄	WR to BUSY Propagation Delay	20	50	150	ns
t ₅	A0, A1, HBE, SFR Valid to WR Setup Time	0			ns
t ₆	A0, A1, HBE, SFR Valid to WR Hold Time	20			ns
t ₇	BUSY to CS Setup Time	0			ns
t ₈	CS to RD Setup Time ⁽²⁾	0	0	0	ns
t ₉	RD Pulse Width	100			ns
t ₁₀	CS to RD Hold Time ⁽²⁾	0	0	0	ns
t ₁₁	HBE, SFR to RD Setup Time	50			ns
t ₁₂	HBE, SFR to RD Hold Time	0			ns
t ₁₃	RD to Valid Data (Bus Access Time) ⁽³⁾		80	150	ns
t ₁₄	RD to Hi-Z Delay (Bus Release Time) ⁽³⁾		90	180	ns
t ₁₅	RD to Hi-Z Delay For SFR ⁽³⁾	20		60	ns
t ₁₆	Data Valid to WR Setup Time	100			ns
t ₁₇	Data Valid to WR Hold Time	20			ns
t ₁₈	Acquisition Time. Pin 26 LOW with D2 in SFR HIGH	2.5			μs
t ₁₉	Sample-to-Hold Aperture Delay. (D2 in SFR HIGH)		5		ns
t ₂₀	Delay from rising edge on pin 26 to start of conversion. (D2 in SFR HIGH)			1.5	CLK cycles

NOTES: (1) All input control signals are specified with $t_{RISE} = t_{FALL} = 20ns (10\% to 90\% of 5V)$ and timed from a voltage level of 1.6V. Data is timed from V_{IH} , V_{IL} , V_{OH} or V_{OL} . (2) The internal RD pulse is performed by a NOR wiring of \overline{CS} and \overline{RD} . The internal WR pulse is performed by a NOR wiring of \overline{CS} and \overline{WR} . (3) Figures 8 and 9 show the measurement circuits and pulse diagrams for testing transitions to and from Hi-Z states.

TABLE I. Timing Specifications (CLK = 2MHz external, $T_A = -40^{\circ}$ C to +85°C).



and any data written to the SFR has been lost. Thus, the ADS7832 will again be in the Transparent Mode. Writing a LOW to D5 in the SFR resets the Power Fail flag. The Cal Error flag in the SFR is set when an overflow occurs during calibration, which may happen in very noisy systems. It is reset by starting a calibration, and remains low after a calibration without an overflow is completed.

Table III shows how instructions can be transferred to the Special Function Register by driving HBE HIGH (with SFR HIGH) and initiating a write cycle (driving \overline{WR} and \overline{CS} LOW with \overline{RD} HIGH.) Note that writing to the SFR also initiates a new conversion.

POWER DOWN MODE

Writing a HIGH to D3 in the SFR puts the ADS7832 in the Power Down Mode. Power consumption is reduced to 50μ W and D3 remains HIGH. The internal clock and analog circuitry are turned off, although the output registers and SFR can still be accessed normally. To exit Power Down Mode, either write a LOW to D3 in the SFR, or initiate a calibration by sending a LOW to the CAL pin or writing a HIGH to D1. Note that if the power supply falls below 3V and then recovers, a calibration is automatically initiated, and the SFR will be reset. D3 will be HIGH, and the ADS7832 will be in the Power Down Mode.

During Power Down Mode, a pulse on \overline{CS} and \overline{WR} will initiate a single conversion, then the ADS7832 will revert to power down. Also, writing to D1 and D3 in the SFR will initiate a calibration, do a single conversion and revert to the Power Down Mode, in 4,625 clock cycles. Accurate conversion results will be available in the output registers.

The activation delay from power down to normal operation is included in the sampling time. No extra time is required, either when coming out of the Power Down Mode or when making a single conversion in the Power Down Mode.

SAMPLE/HOLD CONTROL MODE

With D2 in the SFR HIGH, a rising edge input on pin 26 will switch the ADS7832 from sample-mode to hold-mode with a 5ns aperture delay. This also initiates a conversion, which will start within 1.5 CLK cycles.

This mode allows full control over the sample-to-hold timing, which is especially useful where external events trigger sampling timing.



FIGURE 5. Writing to the SFR.



FIGURE 6. Reading the FSR.

In the Sample/Hold Control Mode, pin 26 must be held LOW a minimum of 2.5µs between conversions to allow accurate acquisition of input signals. Also, offset error will increase in this mode, since auto-zeroing of the comparator is not synchronized to the sampling. Minimum offset is achieved by synchronizing the sampling signal to CLK, whether internal or external. Ideally, the sampling signal rising edge should be delayed 20ns from the falling edge of CLK. This will keep offset error to about 1LSB.

In the Sample/Hold Control Mode, a LOW pulse on \overline{WR} (with \overline{CS} LOW) will not initiate a conversion, but the rising edge will latch the multiplexer channel according to the inputs on A0 and A1. When changing channels, this must be done at least 2.5µs before pin 26 goes HIGH (to start a conversion.)

CS/WR	SFR/HBE	D0	D1	D2	D3	D5	D4/D6/D7
LOW	HIGH	LOW	Х	Х	Х	Х	LOW
LOW	HIGH	HIGH ⁽¹⁾	Х	Х	Х	Х	LOW
LOW	HIGH	Х	HIGH	Х	Х	Х	LOW
LOW	HIGH	Х	Х	HIGH ⁽¹⁾	Х	Х	LOW
LOW	HIGH	Х	Х	Х	HIGH ⁽¹⁾	Х	LOW
LOW	HIGH	Х	Х	Х	Х	LOW	LOW
	LOW LOW LOW LOW	LOW HIGH LOW HIGH LOW HIGH LOW HIGH LOW HIGH	LOW HIGH LOW LOW HIGH HIGH ⁽¹⁾ LOW HIGH X LOW HIGH X LOW HIGH X	LOW HIGH LOW X LOW HIGH HIGH ⁽¹⁾ X LOW HIGH X HIGH LOW HIGH X X LOW HIGH X X	LOWHIGHLOWXXLOWHIGHHIGH(1)XXLOWHIGHXHIGHXLOWHIGHXXHIGH(1)LOWHIGHXXXLOWHIGHXXX	LOWHIGHLOWXXXLOWHIGHHIGH(1)XXXLOWHIGHXHIGHXXLOWHIGHXXHIGH(1)XLOWHIGHXXHIGH(1)XLOWHIGHXXHIGH(1)X	LOW HIGH LOW X X X X X LOW HIGH HIGH ⁽¹⁾ X X X X X LOW HIGH HIGH ⁽¹⁾ X X X X X LOW HIGH X HIGH X X X X LOW HIGH X X HIGH ⁽¹⁾ X X X LOW HIGH X X HIGH ⁽¹⁾ X X X LOW HIGH X X X HIGH ⁽¹⁾ X X

NOTES: (1) Writing a LOW here reactivates the standard mode of operation. (2) In Power Down Mode, a pulse on CS and WR will initiate a single conversion, then the ADS7832 will revert to power down. (3) X means it can be either HIGH or LOW without affecting this action. Writing HIGH to D4 or D6, or writing with SFR HIGH and HBE LOW, may result in unpredictable behavior. These modes are reserved for factory use at this time.

TABLE III. Writing to the Special Function Register.



CONTROL LINES

Table IV shows the functions of the various control lines on the ADS7832. The use of standard \overline{CS} , \overline{RD} and \overline{WR} control signals simplifies use with most microprocessors. At the same time, flexibility is assured by availability of status information and control functions, both through the SFR and directly on pins.

INSTALLATION

INPUT IMPEDANCE

ADS7832 has a very high input impedance (input bias current over temperature is 100nA max), and a low 50pF input capacitance. To ensure a conversion accurate to 12 bits, the analog source must be able to charge the 50pF and settle within the first five clock cycles after a conversion is initiated. During this time, the input is also very sensitive to noise at the analog input, since it could be injected into the capacitor array.

In many applications, a simple passive low-pass filter as shown in Figure 10a can be used to improve signal quality. In this case, the source impedance needs to be less than $5k\Omega$ to keep the induced offset errors below 1/2LSB, and to meet the acquisition time of five clock cycles. The values in Figure 10a meet these requirements, and will maintain the

full power bandwidth of the system. For higher source impedances, a buffer like the one in Figure 10b should be used.

INPUT PROTECTION

The input signal range must not exceed $\pm V_{REF}$ or V_A by more than 0.3V.

The analog inputs are internally clamped to V_A . To prevent damage to the ADS7832, the current that can flow into the inputs must be limited to 20mA. One approach is to use an external resistor in series with the input filter resistor. For example, a 1k Ω input resistor allows an overvoltage to 20V without damage.

REFERENCE INPUTS

A 10 μ F tantalum capacitor is recommended between V_{REF}+ and V_{REF}- to insure low source impedance. These capacitors should be located as close as possible to the ADS7832 to reduce dynamic errors, since the reference provides packets of current as the successive approximation steps are carried out.

 V_{REF} + must not exceed V_A . Although the accuracy is specified with V_{REF} + = 5V and V_{REF} - = 0V, the converter can function with V_{REF} + as low as 4.5V and V_{REF} - as high as 1V.

CS	RD	WR	SFR	HBE	CAL	BUSY	OPERATION
X	х	х	х	х	0↑1	х	Initiates calibration cycle. (See SFR section for alternate use as Sample/ Hold Control Mode input.)
Х	Х	Х	Х	Х	Х	0	Conversion or calibration in process. Inhibits new conversion from starting.
1	Х	Х	Х	Х	1	Х	None. Outputs in Hi-Z State.
0	1	0↑1	0	Х	1	1	Initiates conversion.
0	0	1	0	0	1	Х	Low byte conversion results output on data bus.
0	0	1	0	1	1	Х	High byte conversion results output on data bus.
0	1	0	1	1	1	1	Write to SFR and rising edge on WR initiates conversion.
0	0	1	1	1	1	Х	Contents of SFR output on data bus.
0	1	0	1	0	1	Х	Reserved for factory use.
0	0	1	1	0	1	Х	Reserved for factory use. (Unpredictable data on data bus.)

TABLE IV. Control Line Functions.



FIGURE 7. Timing for Initiating Conversion in Sample/Hold Control Mode (D2 in SFR HIGH).





FIGURE 8. Measuring Active LOW to/from Hi-Z State.

As long as there is at least a 4.5V difference between V_{REF}^{+} and V_{REF}^{-} , the absolute value of errors does not change significantly, so that accuracy will typically be within ±1LSB

The power supply to the reference source needs to be considered during system design to prevent V_{REF} + from exceeding (or overshooting) V_A , particularly at power-on. Also, after power-on, if the reference is not stable within 33,056 clock cycles, an additional calibration cycle may be needed.

POWER SUPPLIES

The digital and analog power supply lines to the ADS7832 should be bypassed with 10μ F tantalum capacitors as close to the part as possible. Although ADS7832 has excellent power supply rejection, even for higher frequencies, linear regulated power supplies are recommended.

Care should be taken to insure that V_D does not come up before V_A , or permanent damage to the part may occur. Figure 11 shows a good supply approach, powering both V_A and V_D from a clean linear supply, with the 10 Ω resistor between V_A and V_D insuring that V_D comes up after V_A .



FIGURE 9. Measuring Active HIGH to/from Hi-Z State.

This is also a good method to further isolate the ADS7832 from digital supplies in a system with significant switching currents that could degrade the accuracy of conversions.

GROUNDING

To maximize accuracy of the ADS7832, the analog and digital grounds are not connected internally. These points should have very low impedance to avoid digital noise feeding back into the analog ground. The V_{REF} pin is used as the reference point for input signals, so it should be connected directly to AGND to reduce potential noise problems.

EXTERNAL CLOCK OPERATION

The circuitry required to drive the ADS7832 clock from an external source is shown in Figure 12a. The external clock must provide a 0.8V max for LOW and a 3.5V min for HIGH, with rise and fall times that do not exceed 200ns. The duty cycle of the external clock can vary as long as the LOW time and HIGH time are each at least 200ns wide. Synchronizing the conversion clock to an external system clock is





FIGURE 10. Input Signal Conditioning.



FIGURE 11. Power Supply and Reference Decoupling.

recommended in microprocessor applications to prevent beat-frequency problems.

Note that the electrical specification tables are based on using an external 2MHz clock. Typically, the specified accuracy is maintained for clock frequencies between 0.5 and 2.4MHz.

INTERNAL CLOCK OPERATION

Figure 12b shows how to use the internal clock generating circuitry. The clock frequency depends only on the value of the resistor, as shown in "Internal Clock Frequency vs R_{CLOCK} " in the Typical Performance Curves section.

The clock generator can operate between 100kHz and 2MHz. With $R = 100k\Omega$, the clock frequency will nominally be 800kHz. The internal clock oscillators may vary by up to 20% from device to device, and will vary with temperature, as shown in the typical performance curves. Therefore, use of an external clock source is preferred in applications where control of the conversion timing is critical, or where multiple converters need to be synchronized.



FIGURE 12. Internal Clock Operation.

APPLICATIONS

BIPOLAR INPUT RANGES

Figure 13 shows a circuit to accurately and simply convert a bipolar ±5V input signal into a unipolar 0 to 5V signal for conversion by the ADS7832, using a precision, low-cost complete difference amplifier, INA105.

Figure 14 shows a circuit to convert a bipolar $\pm 10V$ input signal into a unipolar 0 to 5V signal for conversion by the ADS7832. The precision of this circuit will depend on the matching and tracking of the three resistors used.

To trim this circuit for full 12-bit precision, R_2 and R_3 need to be adjustable over appropriate ranges. To trim, first have the ADS7832 converting continually and apply +9.9927V (+10V – 1.5LSB) at the input. Adjust R_3 until the ADS7832 output toggles between the codes FFE hex and FFF hex. This makes R_3 extremely close to R_1 . Then, apply –9.9976V (-10V + 0.5LSB) at the input, and adjust R_2 until the ADS7832 output toggles between 000 hex and 001 hex. At each trim point, the current through the third resistor will be almost zero, so that one trim iteration will be enough in most cases. More iterations may be required if the op amp selected has large offset voltage or bias currents, or if the +5V reference is not precise.

This circuit can also be used to adjust gain and offset errors due to the components preceding the ADS7832, to match the performance of the self-calibration provided by the converter.





FIGURE 13. ±5V Input Range.



FIGURE 14. ±10V Input Range.



FIGURE 15. Internal Clock Frequency vs R_{CLK} Resistor Value.





IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated