

# 16-BIT, 500-KSPS, SERIAL INTERFACE MICROPOWER, MINIATURE, SAR ANALOG-TO-DIGITAL CONVERTER

#### **FEATURES**

- 500-kHz Sample Rate
- 16-Bit Resolution
- · Zero Latency at Full Speed
- Unipolar, Single-Ended Input, Range: 0 V to V<sub>ref</sub>
- SPI Compatible Serial Interface with Daisy Chain Option
- Excellent Performance:
  - 93.6 dB SNR Typ at 10-kHz I/P
  - 106 dB THD Typ at 10-kHz I/P
  - ±1.5 LSB Max INL
  - ±1.0 LSB Max DNL
- Low Power Dissipation: 18 mW Typ at 500 KSPS
- Power Scales Linearly with Speed: 3.6 mW/100 KSPS
- Power Dissipation During Power-Down State:
   0.25 μW Typ
- 10-Pin MSOP and SON Packages

#### **APPLICATIONS**

- Battery Powered Equipments
- Data Acquisition Systems
- Instrumentation and Process Control
- Medical Electronics
- Optical Networking

#### DESCRIPTION


The ADS8319 is a 16-bit, 500-KSPS analog-to-digital converter. It operates with a 2.25-V to 5.5-V external reference. The device includes a capacitor based, SAR A/D converter with inherent sample and hold.

The device includes a 50-MHz SPI compatible serial interface. The interface is designed to support daisy chaining or cascading of multiple devices. Also a *Busy Indicator* makes it easy to synchronize with the digital host.

The ADS8319 unipolar single-ended input range supports an input swing of 0 V to  $+V_{ref}$ .

Device operation is optimized for very low power operation, and the power consumption directly scales with speed. This feature makes it attractive for lower speed applications.

It is available in 10-pin MSOP and SON packages.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### ORDERING INFORMATION(1)

DEVICE	MAXIMUM INTEGRAL LINEARITY (LSB)	MAXIMUM DIFFERENTIAL LINEARITY (LSB)	NO MISSING CODES AT RESOLUTION (BIT)	PACKAGE TYPE	PACKAGE DESIGNATOR	TEMPERATURE RANGE	PACKAGE MARKING	ORDERING INFORMATION	TRANSPORT MEDIA QUANTITY
				10 Pin MSOP	DGS		CBC	ADS8319IDGST	250
ADS8319I	±2.5	+1.5/–1	16	TO FILL WISOF	DGS	-40°C to 85°C	CBC	ADS8319IDGSR	2500
AD303191	±2.5	+1.5/-1	10 Pin SON DRC	-40 C 10 65 C	CBE	ADS8319IDRCT	250		
				10 FIII 3011	DIC		OBL	ADS8319IDRCR	2500
				10 Pin MSOP	DGS		CBC	ADS8319IBDGST	250
ADS8319IB	.4.5	.10	16	TO PIN MISOP	DGS	-40°C to 85°C	CBC	ADS8319IBDGSR	2500
AD20319IB	±1.5	±1.0	16	10 Pin SON DRC	-40°C to 85°C	CBE	ADS8319IBDRCT	250	
					DRC		CBE	ADS8319IBDRCR	2500

<sup>(1)</sup> For the most current specifications and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted(1)

			VALUE	UNIT
	+IN		-0.3 to +VA + 0.3	V
	+IIV		±130	mA
	-IN		-0.3 to 0.3	V
	-IIV		±130	mA
	+VA to AGND		-0.3 to 7	V
	+VBD to BDGND		-0.3 to 7	V
	Digital input voltage to GND	-0.3 to +VBD + 0.3	V	
	Digital output to GND	-0.3 to +VBD + 0.3	V	
$T_A$	Operating free-air temperature range	-40 to 85	°C	
T <sub>stg</sub>	Storage temperature range		-65 to 150	°C
	Junction temperature (T <sub>J</sub> max)		150	°C
	MSOP package	Power dissipation	$(T_J Max - T_A)/\theta_{JA}$	°C
	моог раскаде	$\theta_{\text{JA}}$ thermal impedance	180	°C/W
	Maximum MSOP reflow temperature	ADS8319 is rated to MSL2 260C per the JSTD-020 specification		
	SON package	Power dissipation	$(T_J Max - T_A)/\theta_{JA}$	
	SON package	$\theta_{JA}$ thermal impedance	70	°C/W
	Maximum SON Reflow Temperature	ADS8319 is rated to MSL2 260C per the JSTD-020 specification		

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Submit Documentation Feedback

Copyright © 2008, Texas Instruments Incorporated

#### **SPECIFICATIONS**

 $T_A = -40$ °C to 85°C, +VA = 5 V, +VBD = 5 V to 2.375 V,  $V_{ref} = 4$  V,  $f_{SAMPLE} = 500$  kHz (unless otherwise noted)

·	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
ANALO	G INPUT					'		
	Full-scale input span	(1)	+IN - (-IN)	0		$V_{ref}$	V	
	Operating input reng		+IN	- 0.1		V <sub>ref</sub> + 0.1		
	Operating input rang	е	-IN	- 0.1		0.1		
	Input capacitance				59		pF	
	Input leakage curren	t	During acquisition		1000		pA	
SYSTE	M PERFORMANCE					"		
	Resolution				16		Bits	
	No missing codes			16			Bits	
INII	Internal line and (2)	ADS8319I		-2.5	±1.2	2.5	LSB <sup>(3)</sup>	
INL	Integral linearity <sup>(2)</sup>	ADS8319IB		-1.5	±1	1.5	LSB	
DNII	Differential linearity	ADS8319I	At 40 hit level	-1	±0.65	1.5	LSB <sup>(3)</sup>	
DNL	Differential linearity	ADS8319IB	At 16-bit level	-1	±0.5	1	LOD	
Eo	Offset error <sup>(4)</sup>			-1.5	.5 ±0.3		mV	
E <sub>G</sub>	Gain error			-0.03	±0.0045	0.03	%FSR	
CMRR	Common-mode rejec	tion ratio	With common mode input signal = 200 mV <sub>p-p</sub> at 500 kHz		78		dB	
PSRR	Power supply rejection	on ratio	At FFF0h output code	80			dB	
	Transition noise				0.5		LSB	
SAMPL	ING DYNAMICS							
	Conversion time		+VBD = 5 V			1400	20	
t <sub>CONV</sub>	Conversion time		+VBD = 3 V			1400	ns	
	A caudation time		+VBD = 5 V	600				
	Acquisition time		+VBD = 3 V	600			ns	
	Maximum throughpur without latency	t rate with or				0.5	MHz	
	Aperture delay				2.5		ns	
	Aperture jitter, RMS				6		ps	
	Step response		Cardian to 40 hit annual		600		ns	
	Overvoltage recovery	/	Settling to 16-bit accuracy		600		ns	

Ideal input span, does not include gain or offset error. This is endpoint INL, not best fit.

<sup>(2)</sup> (3) (4) LSB means least significant bit

Measured relative to actual measured reference.

#### **SPECIFICATIONS** (continued)

 $T_A = -40$ °C to 85°C, +VA = 5 V, +VBD = 5 V to 2.375 V,  $V_{ref} = 4$  V,  $f_{SAMPLE} = 500$  kHz (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
DYNAM	IIC CHARACTERISTIC	cs						
			V <sub>IN</sub> 0.4 dB below FS at 1 kHz, V <sub>ref</sub> = 5 V		-111			
THD	Total harmonic distor	rtion <sup>(5)</sup>	V <sub>IN</sub> 0.4 dB below FS at 10 kHz, V <sub>ref</sub> = 5 V		-106		dB	
			V <sub>IN</sub> 0.4 dB below FS at 100 kHz, V <sub>ref</sub> = 5 V		-89			
		ADS8319IB	V <sub>IN</sub> 0.4 dB below FS at 1 kHz, V <sub>ref</sub> = 5 V	92				
OND	0: 1: :: ::		V <sub>IN</sub> 0.4 dB below FS at 1 kHz, V <sub>ref</sub> = 5 V		93.9		.15	
SNR	Signal-to-noise ratio		V <sub>IN</sub> 0.4 dB below FS at 10 kHz, V <sub>ref</sub> = 5 V		93.6		dB	
			V <sub>IN</sub> 0.4 dB below FS at 100 kHz, V <sub>ref</sub> = 5 V		92.2			
			V <sub>IN</sub> 0.4 dB below FS at 1 kHz, V <sub>ref</sub> = 5 V		93.8			
SINAD	Signal-to-noise + dist	tortion	V <sub>IN</sub> 0.4 dB below FS at 10 kHz, V <sub>ref</sub> = 5 V		93.4		dB	
			V <sub>IN</sub> 0.4 dB below FS at 100 kHz, V <sub>ref</sub> = 5 V		87.4			
			V <sub>IN</sub> 0.4 dB below FS at 1 kHz, V <sub>ref</sub> = 5 V		113			
SFDR	Spurious free dynam	ic range	V <sub>IN</sub> 0.4 dB below FS at 10 kHz, V <sub>ref</sub> = 5 V		107		dB	
			V <sub>IN</sub> 0.4 dB below FS at 100 kHz, V <sub>ref</sub> = 5 V		90			
	-3dB Small signal ba	andwidth			15		MHz	
EXTER	NAL REFERENCE INF	PUT						
V <sub>ref</sub>	Input range			2.25	4.096	VDD+0.1	V	
	Reference input curre	ent <sup>(6)</sup>	During conversion		250		μΑ	
POWER	SUPPLY REQUIREM	IENTS						
	Power supply	+VBD		2.375	3.3	5.5	V	
	voltage	+VA		4.5	5	5.5	V	
	Supply current	+VA	500-kHz Sample rate		3.6	4.5	mA	
$P_{VA}$	Power dissipation		+VA = 5 V, 500-kHz Sample rate		18	22.5	mW	
IVA <sub>pd</sub>	Device power-down	current <sup>(7)</sup>	+VA = 5 V		50	300	nA	
LOGIC	FAMILY CMOS							
V <sub>IH</sub>			$I_{IH} = 5 \mu A$	+(0.7×VBD)		+V <sub>BD</sub> +0.3	V	
V <sub>IL</sub>	Logic level		I <sub>IL</sub> = 5 μA	-0.3		+(0.3×VBD)	V	
V <sub>OH</sub>			I <sub>OH</sub> = 2 TTL loads	+V <sub>BD</sub> -0.3		+V <sub>BD</sub>	V	
V <sub>OL</sub>	1		I <sub>OL</sub> = 2 TTL loads	0				
TEMPE	RATURE RANGE					<u>,                                    </u>		
T <sub>A</sub>	Operating free-air ter	mperature		-40		85	°C	

<sup>(5)</sup> Calculated on the first nine harmonics of the input frequency

<sup>(6)</sup> Can vary ±20%

<sup>(7)</sup> Device automatically enters power-down state at the end of every conversion, and continues to be in power-down state as long as it is in acquistion phase.

#### **TIMING REQUIREMENTS**

All specifications typical at  $-40^{\circ}$ C to  $85^{\circ}$ C, +VA = 5 V,  $+VBD \ge 4.5$  V

	PARAMETER	REF FIGURE	MIN	TYP	MAX	UNIT
SAMPI	LING AND CONVERSION RELATED					
t <sub>acq</sub>	Acquisition time		600			ns
t <sub>cnv</sub>	Conversion time	Figure 46, Figure 48, Figure 50, Figure 52			1400	ns
t <sub>cyc</sub>	Time between conversions	- 1 iguio 02	2000			ns
t <sub>1</sub>	Pulse duration, CONVST high	Figure 46, Figure 48	10			ns
t <sub>6</sub>	Pulse duration, CONVST low	Figure 50, Figure 52, Figure 54	20			ns
I/O RE	LATED					
t <sub>clk</sub>	SCLK Period		20			ns
t <sub>clkl</sub>	SCLK Low time		9			ns
t <sub>clkh</sub>	SCLK High time	Figure 46, Figure 48, Figure 50, Figure 52, Figure 54, Figure 56	9			ns
t <sub>2</sub>	SCLK Falling edge to data remains valid	- 1 igure 32, 1 igure 34, 1 igure 30	5			ns
t <sub>3</sub>	SCLK Falling edge to next data valid delay				16	ns
t <sub>en</sub>	Enable time, CONVST or SDI Low to MSB valid	Figure 46, Figure 50			15	ns
t <sub>dis</sub>	Disable time, CONVST or SDI high or last SCLK falling edge to SDO 3-state (CS mode)	Figure 46, Figure 48, Figure 50, Figure 52			12	ns
t <sub>4</sub>	Setup time, SDI valid to CONVST rising edge	Figure 50 Figure 50	5			ns
t <sub>5</sub>	Hold time, SDI valid from CONVST rising edge	Figure 50, Figure 52	5			ns
t <sub>7</sub>	Setup time, SCLK valid to CONVST rising edge	Figure 54	5			ns
t <sub>8</sub>	Hold time, SCLK valid from CONVST rising edge	Figure 54	5			ns



#### **TIMING REQUIREMENTS**

All specifications typical at  $-40^{\circ}$ C to  $85^{\circ}$ C, +VA = 5 V, +4.5 V >  $+VBD \ge 2.375$  V

	PARAMETER	REF FIGURE	MIN	TYP	MAX	UNIT
SAMPLING AND CONVERSION RELATED  tacq Acquisition time tcnv Conversion time figure 46, Figure 48, Figure 50, Figure 52  togething Figure 46, Figure 48, Figure 50, Figure 52  togething Figure 46, Figure 48, Figure 50, Figure 52, Figure 54  togething Figure 46, Figure 48, Figure 50, Figure 52, Figure 54  togething Figure 46, Figure 48, Figure 50, Figure 52, Figure 54, Figure 50, Figure 52, Figure 54, Figure 50, Figure 52, Figure 54, Figure 56  togething Figure 46, Figure 48, Figure 50, Figure 52, Figure 54, Figure 56  togething Figure 46, Figure 50, Figure 46, Figure 50  togething Figure 46, Figure 50  Figure 46, Figure 50  Figure 46, Figure 48, Figure 50, Figure 50, Figure 52						
t <sub>acq</sub>	Acquisition time		600			ns
t <sub>cnv</sub>	Conversion time				1400	ns
t <sub>cyc</sub>	Time between conversions	1 19410 02	2000			ns
t <sub>1</sub>	Pulse width CONVST high	Figure 46, Figure 48	10			ns
t <sub>6</sub>	Pulse width CONVST low	Figure 50, Figure 52, Figure 54	20			ns
I/O RE	LATED					
t <sub>clk</sub>	SCLK period		30			ns
t <sub>clkl</sub>	SCLK low time		13			ns
t <sub>clkh</sub>	SCLK high time		13			ns
t <sub>2</sub>	SCLK falling edge to data remains valid	1 igure 32, i igure 34, i igure 30	5			ns
t <sub>3</sub>	SCLK falling edge to next data valid delay				24	ns
t <sub>en</sub>	CONVST or SDI low to MSB valid	Figure 46, Figure 50			22	ns
t <sub>dis</sub>					15	ns
t <sub>4</sub>	SDI valid setup time to CONVST rising edge	Figure 50 Figure 50	5			ns
t <sub>5</sub>	SDI valid hold time from CONVST rising edge	Figure 50, Figure 52	5			ns
t <sub>7</sub>	SCLK valid setup time to CONVST rising edge	Figure 54	5			ns
t <sub>8</sub>	SCLK valid hold time from CONVST rising edge	Figure 54	5			ns




Figure 1. Load Circuit for Digital Interface Timing




Figure 2. Voltage Levels for Timing


#### **PIN ASSIGNMENTS**





#### **Terminal Functions**

TE	RMINAL	1/0	DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
ANALO	G PINS	•	
1	REFIN	I	Reference (positive) input. Decouple with GND pin using 0.1-μF bypass capacitor and 10-μF storage capacitor.
3	+IN	I	Noninverting analog signal input
4 –IN I Inverting analog signal input. No input decoupling capacitor.		I	Inverting analog signal input. Note this input has a limited range of ±0.1 V, and typically it is grounded at the input decoupling capacitor.
I/O PINS	3	•	
6			Convert input. It also functions as the $\overline{\text{CS}}$ input in 3-wire interface mode. Refer to Description and Timing Diagrams sections for more details.
7	SDO	0	Serial data output.
8	SCLK	I	Serial I/O clock input. Data (on SDO o/p) is synchronized with this clock.
9	SDI	I	Serial data input. The SDI level at the start of a conversion selects the mode of operation such as $\overline{\text{CS}}$ or daisy chain mode. It also serves as the $\overline{\text{CS}}$ input in 4-wire interface mode. Refer to Description and Timing Diagrmas sections for more details.
POWER	SUPPLY PIN	IS	
2	+VA	-	Analog power supply. Decoupled with GND pin.
5	GND	Device ground. Note this is a common ground pin for both analog power supply (+VA) and digital I/ (+VBD).	
10	+VBD	-	Digital I/O power supply. Decouple with GND pin.

#### **TYPICAL CHARACTERISTICS**










Copyright © 2008, Texas Instruments Incorporated

#### **TYPICAL CHARACTERISTICS (continued)**










Texas


**INSTRUMENTS** 









**DIFFERENTIAL NONLINEARITY** 














#### TYPICAL CHARACTERISTICS (continued)
















SPURIOUS FREE DYNAMIC RANGE vs SUPPLY VOLTAGE






Figure 18.





SIGNAL-TO-NOISE RATIO vs SUPPLY VOLTAGE

Figure 19.




Figure 20.

TOTAL HARMONIC DISTORTION






Figure 23.

#### TYPICAL CHARACTERISTICS (continued)



SIGNAL-TO-NOISE + DISTORTION vs REFERENCE VOLTAGE



vs REFERENCE VOLTAGE 95 94.5 +VA = 5 V, +VBD = 2.7 V,\_ f<sub>s</sub> = 500 KSPS, 8 94 93.5  $f_1 = 1.9 \text{ kHz}.$ T<sub>A</sub> = 30°C 93 92.5 92.5 91.5 91 90.5 90

**SIGNAL-TO-NOISE RATIO** 

Instruments

Figure 24.

V<sub>ref</sub> - Reference Voltage - V Figure 25.


Figure 26.

3.5


V<sub>ref</sub> - Reference Voltage - V

4.5

#### TOTAL HARMONIC DISTORTION vs REFERENCE VOLTAGE



SPURIOUS FREE DYNAMIC RANGE vs FREE-AIR TEMPERATURE



SIGNAL-TO-NOISE + DISTORTION





Figure 27.

**SIGNAL-TO-NOISE RATIO** 



TOTAL HARMONIC DISTORTION vs FREE-AIR TEMPERATURE




Figure 31.

SIGNAL-TO-NOISE + DISTORTION






Figure 32.

#### TYPICAL CHARACTERISTICS (continued)










Figure 35.
SUPPLY CURRENT




Figure 36.
POWER DISSIPATION




Figure 37.







Figure 38.



 ${\bf f_s}$  - sampling frequency - kSPS  ${\begin{tabular}{l} {\bf Figure~39.} \end{tabular}}$ 





#### POWERDOWN CURRENT vs FREE-AIR TEMPERATURE







Figure 41.



### **TYPICAL CHARACTERISTICS (continued)**







#### **DETAILED DESCRIPTIONS AND TIMING DIAGRAMS**

The ADS8319 is a high-speed, low power, successive approximation register (SAR) analog-to-digital converter (ADC) that uses an external reference. The architecture is based on charge redistribution, which inherently includes a sample/hold function.

The ADS8319 is a single channel device. The analog input is provided to two input pins: +IN and -IN where -IN is a pseudo differential input and it has a limited range of ±0.1 V. When a conversion is initiated, the differential input on these pins is sampled on the internal capacitor array. While a conversion is in progress, both +IN and -IN inputs are disconnected from any internal function.

The ADS8319 has an internal clock that is used to run the conversion, and hence the conversion requires a fixed amount of time. After a conversion is completed, the device reconnects the sampling capacitors to the +IN and -IN pins, and the device is in the acquisition phase. During this phase the device is powered down and conversion data can be read.

The device digital output is available in SPI compatible format. It easily interfaces with microprocessors, DSPs, or FPGAs.

This is a low\_pin count device; however, it offers six different options for the interface. They can be grossly classified as CS mode (3- or 4-wire interface) and daisy chain mode. In both modes it can either be with or without a busy indicator, where the busy indicator is a bit preceding the 16-bit serial data.

The 3-wire interface  $\overline{CS}$  mode is useful for applications which need galvanic isolation on-board, where as 4-wire interface  $\overline{CS}$  mode makes it easy to control an individual device while having multiple devices on-board. The daisy chain mode is provided to hook multiple devices in a chain like a shift register and is useful to reduce component count and the number of signal traces on the board.

#### **CS MODE**

CS Mode is selected if SDI is high at the rising edge of CONVST. As indicated before there are four different interface options available in this mode, namely 3-wire CS mode without busy indicator, 3-wire CS mode with busy indicator, 4-wire CS mode with busy indicator. The following section discusses these interface options in detail.

#### 3-Wire CS Mode Without Busy Indicator




Figure 45. Connection Diagram, 3-Wire CS Mode without Busy Indicator (SDI = 1)

The three wire interface option in  $\overline{CS}$  mode is selected if SDI is tied to +VBD (see Figure 45). In the three wire interface option, CONVST acts like  $\overline{CS}$ . As shown in Figure 46, the device samples the input signal and enters the conversion phase on the rising edge of CONVST, at the same time SDO goes to 3-state. Conversion is done with the internal clock and it continues irrespective of the state of CONVST. As a result it is possible to bring CONVST (acting as  $\overline{CS}$ ) low after the start of the conversion to select other devices on the board. But it is absolutely necessary that CONVST is high again before the minimum conversion time ( $t_{cnv}$  in timing requirements table) is elapsed. A high level on CONVST at the end of the conversion ensures the device does not generate a busy indicator.

TEXAS INSTRUMENTS

When the conversion is over, the device enters the acquisition phase and powers down. On the falling edge of CONVST, SDO comes out of three state, and the device outputs the MSB of the data. After this, the device outputs the next lower data bits on every falling edge of SCLK. SDO goes to 3-state after the 16<sup>th</sup> falling edge of SCLK or CONVST high, whichever occurs first. It is necessary that the device sees a minimum of 15 falling edges of SCLK during the low period of CONVST.




Figure 46. Interface Timing Diagram, 3 Wire CS Mode Without Busy Indicator (SDI = 1)

#### 3 Wire CS Mode With Busy Indicator




Figure 47. Connection Diagram, 3 Wire CS Mode With Busy Indicator

The three wire interface option in  $\overline{CS}$  mode is selected if SDI is tied to +VBD (see Figure 47). In the three wire interface option, CONVST acts like  $\overline{CS}$ . As shown in Figure 48, the device samples the input signal and enters the conversion phase on the rising edge of CONVST, at the same time SDO goes to 3 state. Conversion is done with the internal clock and it continues irrespective of the state of CONVST. As a result it is possible to toggle CONVST (acting as  $\overline{CS}$ ) after the start of the conversion to select other devices on the board. But it is absolutely necessary that CONVST is low again before the minimum conversion time ( $t_{cnv}$  in timing requirements table) is elapsed and continues to stay low until the end of maximum conversion time. A low level on the CONVST input at the end of a conversion ensures the device generates a busy indicator.

When the conversion is over, the device enters the acquisition phase and powers down, and the device forces SDO out of three state and outputs a busy indicator bit (low level). The device outputs the MSB of data on the first falling edge of SCLK after the conversion is over and continues to output the next lower data bits on every subsequent falling edge of SCLK. SDO goes to three state after the 17<sup>th</sup> falling edge of SCLK or CONVST high, whichever occurs first. It is necessary that the device sees a minimum of 16 falling edges of SCLK during the low period of CONVST.




Figure 48. Interface Timing Diagram, 3 Wire CS Mode With Busy Indicator (SDI = 1)

#### 4 Wire CS Mode Without Busy Indicator




Figure 49. Connection Diagram, 4 Wire CS Mode Without Busy Indicator

As mentioned before for selecting  $\overline{CS}$  mode it is necessary that SDI is high at the time of the CONVST rising edge. Unlike in three wire interface option, SDI is controlled by digital host and acts like  $\overline{CS}$ . As shown in Figure 50, SDI goes to a high level before the rising edge of CONVST. The rising edge of CONVST while SDI is high selects  $\overline{CS}$  mode, forces SDO to three state, samples the input signal, and the device enters the conversion phase. In the 4 wire interface option CONVST needs to be at a high level from the start of the conversion until all of the data bits are read. Conversion is done with the internal clock and it continues irrespective of the state of SDI. As a result it is possible to bring SDI (acting as  $\overline{CS}$ ) low to select other devices on the board. But it is absolutely necessary that SDI is high again before the minimum conversion time ( $t_{cnv}$  in timing requirements table) is elapsed.

When the conversion is over, the device enters the acquisition phase and powers down. SDI falling edge can occur after the maximum conversion time ( $t_{cnv}$  in timing requirements table). Note that it is necessary that SDI is high at the end of the conversion, so that the device does not generate a *busy indicator*. The falling edge of SDI

TEXAS INSTRUMENTS

brings SDO out of 3-state and the device outputs the MSB of the data. Subsequent to this the device outputs the next lower data bits on every falling edge of SCLK. SDO goes to three state after the 16<sup>th</sup> falling edge of SCLK or SDI (CS) high, whichever occurs first. As shown in Figure 49, it is possible to hook multiple devices on the same data bus. In this case the second device SDI (acting as CS) can go low after the first device data is read and device 1 SDO is in three state.

Care needs to be taken so that CONVST and SDI are not low together at any time during the cycle.




Figure 50. Interface Timing Diagram, 4 Wire CS Mode Without Busy Indicator

#### 4 Wire CS Mode With Busy Indicator




Figure 51. Connection Diagram, 4 Wire CS Mode With Busy Indicator

As mentioned before for selecting  $\overline{CS}$  mode it is necessary that SDI is high at the time of the  $\overline{CONVST}$  rising edge. Unlike in the *three wire interface option*, SDI is controlled by the digital host and acts like  $\overline{CS}$ . As shown in Figure 52, SDI goes to a high level before the rising edge of CONVST. The rising edge of CONVST while SDI is high selects  $\overline{CS}$  mode, forces SDO to three state, samples the input signal, and the device enters the conversion phase. In the 4 wire interface option CONVST needs to be at a high level from the start of the conversion until all of the data bits are read. Conversion is done with the internal clock and it continues irrespective of the state of SDI. As a result it is possible to toggle SDI (acting as  $\overline{CS}$ ) to select other devices on the board. But it is absolutely necessary that SDI is low before the minimum conversion time ( $t_{cnv}$  in timing requirements table) is elapsed and continues to stay low until the end of the maximum conversion time. A low level on the SDI input at the end of a conversion ensures the device generates a busy indicator.

When the conversion is over, the device enters the acquisition phase and powers down, forces SDO out of three state, and outputs a busy indicator bit (low level). The device outputs the MSB of the data on the first falling edge of SCLK after the conversion is over and continues to output the next lower data bits on every falling edge of SCLK. SDO goes to three state after the 17<sup>th</sup> falling edge of SCLK or SDI (CS) high, whichever occurs first.

Care needs to be taken so that CONVST and SDI are not low together at any time during the cycle.




Figure 52. Interface Timing Diagram, 4 Wire CS Mode With Busy Indicator

#### **Daisy Chain Mode**

Daisy chain mode is selected if SDI is low at the time of CONVST rising edge. This mode is useful to reduce wiring and hardware like digital isolators in the applications where multiple (ADC) devices are used. In this mode all of the devices are connected in a chain (SDO of one device connected to the SDI of the next device) and data transfer is analogous to a shift register.

Like  $\overline{\text{CS}}$  mode even this mode offers operation with or without a busy indicator. The following section discusses these interface options in detail.

#### **Daisy Chain Mode Without Busy Indicator**




Figure 53. Connection Diagram, Daisy Chain Mode Without Busy Indicator (SDI = 0)

Refer to Figure 53 for the connection diagram. SDI for device 1 is tied to ground and SDO of device 1 goes to SDI of device 2 and so on. SDO of the last device in the chain goes to the digital host. CONVST for all of the



devices in the chain are tied together. In this mode there is no  $\overline{CS}$  signal. The device SDO is driven low when SDI low selects daisy chain mode and the device samples the analog input and enters the conversion phase. It is necessary that SCLK is low at the rising edge of CONVST so that the device does not generate a busy indicator at the end of the conversion. In this mode CONVST continues to be high from the start of the conversion until all of the data bits are read. Once started, conversion continues irrespective of the state of SCLK.

At the end of the conversion, every device in the chain initiates output of its conversion data starting with the MSB bit. Further the next lower data bit is output on every falling edge of SCLK. While every device outputs its data on the SDO pin, it also receives previous device data on the SDI pin (other than device #1) and stores it in the shift register. The device latches incoming data on every falling edge of SCLK. SDO of the first device in the chain goes low after the 16th falling edge of SCLK. All subsequent devices in the chain output the stored data from the previous device in MSB first format immediately following their own data word.

It needs 16 x N clocks to read data for N devices in the chain.




Figure 54. Interface Timing Diagram, Daisy Chain Mode Without Busy Indicator

#### **Daisy Chain Mode With Busy Indicator**




Figure 55. Connection Diagram, Daisy Chain Mode With Busy Indicator (SDI = 0)

Refer to Figure 55 for the connection diagram. SDI for device 1 is wired to it's CONVST and CONVST for all the devices in the chain are wired together. SDO of device 1 goes to SDI of device 2 and so on. SDO of the last device in the chain goes to the digital host. In this mode there is no  $\overline{CS}$  signal. On the rising edge of CONVST, all of the device in the chain sample the analog input and enter the conversion phase. For the first device, SDI

and CONVST are wired together, and the setup time of SDI to rising edge of CONVST is adjusted so that the device still enters chain mode even though SDI and CONVST rise together. It is necessary that SCLK is high at the rising edge of CONVST so that the device generates a busy indicator at the end of the conversion. In this mode, CONVST continues to be high from the start of the conversion until all of the data bits are read. Once started, conversion continues irrespective of the state of SCLK.

At the end of the conversion, all the devices in the chain generate busy indicators. On the first falling edge of SCLK following the busy indicator bit, all of the devices in the chain output their conversion data starting with the MSB bit. After this the next lower data bit is output on every falling edge of SCLK. While every device outputs its data on the SDO pin, it also receives the previous device data on the SDI pin (except for device #1) and stores it in the shift register. Each device latches incoming data on every falling edge of SCLK. SDO of the first device in the chain goes high after the  $17^{th}$  falling edge of SCLK. All subsequent devices in the chain output the stored data from the pervious device in MSB first format immediately following their own data word. It needs  $16 \times N + 1$  clock pulses to read data for N devices in the chain.




Figure 56. Interface Timing Diagram, Daisy Chain Mode With Busy Indicator



#### APPLICATION INFORMATION

#### **ANALOG INPUT**

When the converter samples the input, the voltage difference between the +IN and -IN inputs is captured on the internal capacitor array. The voltage on the +IN is limited between GND -0.1 V and V<sub>ref</sub> + 0.1 V and on -IN is limited between GND-0.1 to GND+0.1V; where as the differential signal range is [(+IN) - (-IN)]. This allows the input to reject small signals which are common to both the +IN and -IN inputs.

The (peak) input current through the analog inputs depends upon a number of factors: sample rate, input voltage, and source impedance. The current into the ADS8319 charges the internal capacitor array during the sample period. After this capacitance has been fully charged, there is no further input current. The source of the analog input voltage must be able to charge the input capacitance (59 pF) to a 18-bit settling level within the minimum acquisition time. When the converter goes into hold mode, the input impedance is greater than 1  $G\Omega$ .

Care must be taken regarding the absolute analog input voltage. To maintain linearity of the converter, the +IN and -IN inputs and the span (+IN - (-IN)) should be within the limits specified. Outside of these ranges, converter linearity may not meet specifications.

Care should be taken to ensure that the output impedance of the sources driving the +IN and -IN inputs are matched. If this is not observed, the two inputs could have different settling times. This may result in an offset error, gain error, and linearity error which change with temperature and input voltage. Typically the -IN input is grounded at the input decoupling capacitor.




Figure 57. Input Equivalent Circuit

#### **DRIVER AMPLIFIER CHOICE**

The analog input to the converter needs to be driven with a low noise, op-amp like the THS4031, OPA211. An RC filter is recommended at the input pins to low-pass filter the noise from the source. A resistor of  $5\Omega$  and a capacitor of 1nF is recommended. The input to the converter is a unipolar input voltage in the range 0 V to  $V_{ref}$ . The minimum –3dB bandwidth of the driving operational amplifier can be calculated as:

$$f3db = (ln(2) \times (n+2))/(2\pi \times tACQ)$$

where n is equal to 16, the resolution of the ADC (in the case of the ADS8319). When  $t_{ACQ} = 600$  ns (minimum acquisition time), the minimum bandwidth of the driving circuit is ~3 MHz (including RC following the driver OPA). The bandwidth can be relaxed if the acquisition time is increased by the application.

Typically a low noise OPA with ten times or higher bandwidth is selected. The driving circuit bandwidth is adjusted (to the required value) with a RC following the OPA. The OPA211 or THS4031 from Texas Instruments is recommended for driving high-resolution high-speed ADCs.

#### DRIVER AMPLIFIER CONFIGURATIONS

It is better to use a unity gain, noninverting buffer configuration. As explained before a RC following the OPA limits the input circuit bandwidth just enough for 16-bit settling. Note higher bandwidth reduces the settling time (beyond what is needed) but increases the noise in the ADC sampled signal, and hence the ADC output.

20




Figure 58. Input Drive Configuration

#### **REFERENCE**

The ADS8319 can operate with an external reference with a range from 2.25 V to  $V_{DD}$  + 0.1 V. A clean, low noise, well-decoupled reference voltage on this pin is required to ensure good performance of the converter. A low noise band-gap reference like the REF5040, REF5050 can be used to drive this pin. A ceramic decoupling capacitor is required between the REF+ and GND pins of the converter (see Figure 59). The capacitor should be placed as close as possible to the pins of the device.




Figure 59. External Reference Driving Circuit






Figure 60. Direct External Reference Driving Circuit

#### **POWER SAVING**

The ADS8319 has an auto power-down feature. The device powers down at the end of every conversion. The input signal is acquired on sampling capacitors while the device is in the power-down state, and at the same time the conversion results are available for reading. The device powers up by itself on the start of the conversion. As discussed before, the conversion runs on an internal clock and takes a fixed time. As a result, device power consumption is directly proportional to the speed of operation.

#### **DIGITAL OUTPUT**

As discussed before (in the *DESCRIPTION* and *TIMING DIAGRAMS* sections) the device digital output is SPI compatible. The following table lists the output codes corresponding to various analog input voltages.

DESCRIPTION	ANALOG VALUE (V)	DIGITAL OUTP	UT STRAIGHT BINARY
Full-scale range	$V_{ref}$		
Least significant bit (LSB)	V <sub>ref</sub> /65536	BINARY CODE	HEX CODE
Positive full scale	+V <sub>ref</sub> - 1 LSB	1111 1111 1111 1111	FFFF
Midscale	V <sub>ref</sub> /2	1000 0000 0000 0000	8000
Midscale – 1 LSB	V <sub>ref</sub> /2- 1 LSB	0111 1111 1111 1111	7FFF
Zero	0	0000 0000 0000 0000	0000

#### **SCLK INPUT**

The device uses SCLK for serial data output. Data is read after the conversion is over and the device is in the acquisition phase. It is possible to use a free running SCLK for the device, but it is recommended to stop the clock during a conversion, as the clock edges can couple with the internal analog circuit and can affect conversion results.





www.ti.com 24-Jan-2013

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing			(2)		(3)		(4)	
ADS8319IBDGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CEN	Samples
ADS8319IBDGST	ACTIVE	VSSOP	DGS	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CEN	Samples
ADS8319IBDRCR	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	CEP	Samples
ADS8319IBDRCT	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	CEP	Samples
ADS8319IDGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CEN	Samples
ADS8319IDGST	ACTIVE	VSSOP	DGS	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CEN	Samples
ADS8319IDRCR	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	CEP	Samples
ADS8319IDRCT	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	CEP	Samples

 $<sup>^{(1)}</sup>$  The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



#### **PACKAGE OPTION ADDENDUM**

24-Jan-2013

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(4)</sup> Only one of markings shown within the brackets will appear on the physical device.

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 26-Jan-2013

#### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS8319IBDGST	VSSOP	DGS	10	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
ADS8319IBDRCR	SON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
ADS8319IBDRCT	SON	DRC	10	250	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
ADS8319IDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
ADS8319IDGST	VSSOP	DGS	10	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
ADS8319IDRCR	SON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
ADS8319IDRCT	SON	DRC	10	250	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 26-Jan-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS8319IBDGST	VSSOP	DGS	10	250	367.0	367.0	35.0
ADS8319IBDRCR	SON	DRC	10	3000	338.1	338.1	20.6
ADS8319IBDRCT	SON	DRC	10	250	338.1	338.1	20.6
ADS8319IDGSR	VSSOP	DGS	10	2500	367.0	367.0	35.0
ADS8319IDGST	VSSOP	DGS	10	250	367.0	367.0	35.0
ADS8319IDRCR	SON	DRC	10	3000	338.1	338.1	20.6
ADS8319IDRCT	SON	DRC	10	250	338.1	338.1	20.6

# DGS (S-PDSO-G10)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation BA.





- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Small Outline No-Lead (SON) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance, if present.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions, if present




# DRC (S-PVSON-N10)

# PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This version of the package has no exposed thermal pad. This must be accounted for when estimating thermal performance.

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.




Bottom View

4206565-5/Q 12/12



DRC (S-PVSON-N10)

## PLASTIC SMALL OUTLINE NO-LEAD



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - This package does not have a center thermal pad. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt <u>power.ti.com</u> Space, Avionics and Defense <u>www.ti.com/space-avionics-defense</u>

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>