Burr-Brown Products



16-BIT, 2 MSPS, UNIPOLAR DIFFERENTIAL INPUT, MICROPOWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH PARALLEL INTERFACE AND REFERENCE

FEATURES

3 E

- 2-MHz Sample Rate
- 16-Bit NMC Ensured Over Temperature
- Zero Latency
- Unipolar Differential Input Range: V_{ref} to -V_{ref}
- Onboard Reference
- Onboard Reference Buffer
- High-Speed Parallel Interface
- Power Dissipation: 175 mW at 2 MHz Typ
- Wide Digital Supply
- 8-/16-Bit Bus Transfer
- 48-Pin TQFP Package
- ESD Sensitive HBM Capability of 500 V, 1000 V at All Input Pins

APPLICATIONS

- DWDM
- Instrumentation
- High-Speed, High-Resolution, Zero Latency
 Data Acquisition Systems
- Transducer Interface
- Medical Instruments
- Communication

DESCRIPTION

The ADS8412 is a 16-bit, 2 MHz A/D converter with an internal 4.096-V reference. The device includes a 16-bit capacitor-based SAR A/D converter with inherent sample and hold. The ADS8412 offers a full 16-bit interface and an 8-bit option where data is read using two 8-bit read cycles.

The ADS8412 has a unipolar differential input. It is available in a 48-lead TQFP package and is characterized over the industrial -40°C to 85°C temperature range.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

A





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION⁽¹⁾

MODEL	MAXIMUM INTEGRAL LINEARITY (LSB)	MAXIMUM DIFFERENTIAL LINEARITY (LSB)	NO MISSING CODES RESOLUTION (BIT)	PACKAGE TYPE	PACKAGE DESIGNATOR	TEMPERATURE RANGE	ORDERING INFORMATION	TRANSPORT MEDIA QUANTITY
ADS84121	-6 ~ 6	i ~ 6 −2~+3	15	48 Pin TQFP	PFB	-40°C to 85°C	ADS8412IPFBT	Tape and reel 250
AD364121						-40 C 10 85 C	ADS8412IPFBR	Tape and reel 1000
			16	48 Pin	PFB	–40°C to 85°C	ADS8412IBPFBT	Tape and reel 250
ADS8412IB	-2.5 ~ 2.5	-1~+2	10	TQFP	FFB	-40 C 10 85 C	ADS8412IBPFBR	Tape and reel 1000

(1) For the most current specifications and package information, refer to our website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted⁽¹⁾

			UNIT
Valtana	+IN to AGND		-0.4 V to +VA + 0.1 V
Voltage	-IN to AGND		-0.4 V to +VA + 0.1 V
	+VA to AGND		–0.3 V to 7 V
Voltage range	+VBD to BDGND		–0.3 V to 7 V
	+VA to +VBD		–0.3 V to 2.55 V
Digital input voltag	e to BDGND	-0.3 V to +VBD + 0.3 V	
Digital output volta	-0.3 V to +VBD + 0.3 V		
Operating free-air	temperature range	, T _A	–40°C to 85°C
Storage temperatu	ire range, T _{stg}		–65°C to 150°C
Junction temperat	ure (T _J max)		150°C
	Power dissipation	1	(T _J Max - T _A)/θ _{JA}
TQFP package	θ_{JA} thermal impe	dance	86°C/W
		Vapor phase (60 sec)	215°C
Lead temperature, soldering		Infrared (15 sec)	220°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SPECIFICATIONS

 $T_A = -40^{\circ}C$ to 85°C, +VA = 5 V, +VBD = 3 V or 5 V, $V_{ref} = 4.096$ V, $f_{SAMPLE} = 2$ MHz (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
ANALO	G INPUT					I		
	Full-scale input voltage ⁽¹)	+IN – (–IN)	-V _{ref}		V _{ref}	V	
			+IN	-0.2	V _{ref} + 0.2		.,	
	Absolute input voltage		-IN	-0.2		V _{ref} + 0.2	V	
	Common-mode input range	ADS8412I		$(V_{ref}/2) - 0.2$	$V_{ref}/2$	$(V_{ref}/2) + 0.2$	V	
	Input capacitance				25		pF	
	Input leakage current				0.5		nA	
SYSTE	M PERFORMANCE							
	Resolution				16		Bits	
	No missing order	ADS8412I		15			Bits	
	No missing codes	ADS8412IB		16			DIIS	
INII	Integral linearity $(2)(3)$	ADS8412I		-6	±4	6		
INL	Integral linearity ⁽²⁾⁽³⁾	ADS8412IB		-2.5	±1.5	2.5	LSB	
	Differential line suit :	ADS8412I		-2	±1	3		
DNL	Differential linearity	ADS8412IB		-1	±0.8	2	LSB	
-	Official annual (4)	ADS8412I		-3	±1	3		
Ξo	Offset error ⁽⁴⁾	ADS8412IB		-1.5	±0.5	1.5	mV	
_	O : (4)(5)	ADS8412I		-0.15		0.15		
E _G	Gain error ⁽⁴⁾⁽⁵⁾	ADS8412IB		-0.098		0.098	%FS	
CMRR	Common-mode rejection	ratio	At dc (±0.2 V around V _{ref} /2)		80		dB	
	Common-mode rejection	Tallo	$+IN - (-IN) = 1 V_{pp} at 1 MHz$		80		uВ	
	Noise				60		μV RM	
PSRR	DC Power supply rejection	on ratio	At 7FFFh output code, +VA = 4.75 V to 5.25 V, Vref = 4.096 V ⁽⁴⁾		1		LSB	
SAMPL	ING DYNAMICS							
	Conversion time			340		400	ns	
	Acquisition time			100			ns	
	Throughput rate					2	MHz	
	Aperture delay				2		ns	
	Aperture jitter				25		ps	
	Step response				100		ns	
	Overvoltage recovery				100		ns	
DYNAM	IIC CHARACTERISTICS							
THD	Total harmonic distortion ⁽⁶⁾		$V_{IN} = 8 V_{pp}$ at 100 kHz		-95		dB	
שווו		(-)	$V_{IN} = 8 V_{pp}$ at 500 kHz	500 kHz –90			uВ	
SNR	Signal-to-noise ratio		$V_{IN} = 8 V_{pp}$ at 100 kHz		90		dD	
SINAD	Signal-to-noise + distortio	on	V _{IN} = 8 V _{pp} at 100 kHz		88		dB	
SFDR	Spurious free dynamic ra		V _{IN} = 8 V _{pp} at 100 kHz		95		AD	
SFUR			$V_{IN} = 8 V_{pp}$ at 500 kHz	93			dB	
	-3 dB Small signal band	width			5		MHz	

Ideal input span, does not include gain or offset error. (1)

(2) LSB means least significant bit

(3)

This is endpoint INL, not best fit Measured relative to an ideal full-scale input [+IN – (–IN)] of 8.192 V (4)

This specification does not include the internal reference voltage error and drift. (5)

(6) Calculated on the first nine harmonics of the input frequency



SPECIFICATIONS (continued)

 $T_A = -40^{\circ}C$ to $85^{\circ}C$, +VA = 5 V, +VBD = 3 V or 5 V, $V_{ref} = 4.096$ V, $f_{SAMPLE} = 2$ MHz (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
EXTE	RNAL VOLTAGE REFEREN	CE INPUT					
V _{ref}	Reference voltage at RE	Reference voltage at REFIN		3.9	4.096	4.2	V
	Reference resistance ⁽⁷⁾				500		kΩ
INTER	NAL REFERENCE OUTPU	Г		4		L. L	
	Internal reference start-u	p time	From 95% (+VA), with 1 μ F storage capacity			120	ms
V _{ref}	Reference voltage		IOUT = 0	4.065	4.096	4.13	V
	Source current		Static load			10	μA
	Line regulation		+VA = 4.75 ~ 5.25 V		0.6		mV
	Drift		IOUT = 0		36		PPM/°C
DIGIT	AL INPUT/OUTPUT						
	Logic family — CMOS						
VIH	High level input voltage		I _{IH} = 5 μA	+VBD - 1		+VBD + 0.3	
V _{IL}	Low level input voltage		I _{IL} = 5 μΑ	-0.3		0.8	V
V _{OH}	High level output voltage		I _{OH} = 2 TTL loads	+VBD - 0.6		+VBD	V
V _{OL}	Low level output voltage		I _{OL} = 2 TTL loads	0		0.4	
	Data format – 2's comple	ement					
POWE	R SUPPLY REQUIREMENT	ſS					
	Dawar averali velkara	+VBD		2.7	3	5.25	V
	Power supply voltage	+VA		4.75	5	5.25	V
	+VA Supply current ⁽⁸⁾		f _s = 2 MHz		35 40		mA
P _D	Power dissipation ⁽⁸⁾		f _s = 2 MHz		175	200	mW
TEMP	ERATURE RANGE			·			
T _A	Operating free-air			-40		85	°C

(7)

Can vary $\pm 20\%$ This includes only +VA current. +VBD current is typically 1 mA with 5-pF load capacitance on output pins. (8)

TIMING CHARACTERISTICS

All specifications typical at -40° C to 85° C, $+VA = +VBD = 5 V^{(1)(2)(3)}$

	PARAMETER	MIN	TYP MAX	UNIT
t _{CONV}	Conversion time	340	400	ns
t _{ACQ}	Acquisition time	100		ns
t _{pd1}	CONVST low to BUSY high		30	ns
t _{pd2}	Propagation delay time, end of conversion to BUSY low		5	ns
t _{w1}	Pulse duration, CONVST low	20		ns
t _{su1}	Setup time, CS low to CONVST low	0		ns
t _{w2}	Pulse duration, CONVST high	20		ns
	CONVST falling edge jitter		10	ps
t _{w3}	Pulse duration, BUSY signal low	Min(t _{ACQ})		ns
t _{w4}	Pulse duration, BUSY signal high		370	ns
t _{h1}	Hold time, first data bus data transition (\overline{RD} low, or \overline{CS} low for read cycle, or BYTE input changes) after \overline{CONVST} low	40		ns
t _{d1}	Delay time, \overline{CS} low to \overline{RD} low (or BUSY low to \overline{RD} low)	0		ns
t _{su2}	Setup time, RD high to CS high	0		ns
t _{w5}	Pulse duration, RD low	50		ns
en	Enable time, \overline{RD} low (or \overline{CS} low for read cycle) to data valid		20	ns
d2	Delay time, data hold from RD high	0		ns
d3	Delay time, BYTE rising edge or falling edge to data valid	2	20	ns
w6	Pulse duration, RD high	20		ns
w7	Pulse duration, CS high	20		ns
h2	Hold time, last \overline{RD} (or \overline{CS} for read cycle) rising edge to \overline{CONVST} falling edge	50		ns
su3	Setup time, BYTE transition to RD falling edge	0		ns
h3	Hold time, BYTE transition to RD falling edge	0		ns
dis	Disable time, RD high (CS high for read cycle) to 3-stated data bus		20	ns
d5	Delay time, end of conversion to MSB data valid		10	ns
t _{su4}	Byte transition setup time, from BYTE transition to the next BYTE transition	50		ns
d6	Delay time, \overline{CS} rising edge to BUSY falling edge	50		ns
d7	Delay time, BUSY falling edge to \overline{CS} rising edge	50		ns
su(AB)	Setup time, from the falling edge of $\overrightarrow{\text{CONVST}}$ (used to start the valid conversion) to the next falling edge of $\overrightarrow{\text{CONVST}}$ (when $\overrightarrow{\text{CS}} = 0$ and $\overrightarrow{\text{CONVST}}$ used to abort) or to the next falling edge of $\overrightarrow{\text{CS}}$ (when $\overrightarrow{\text{CS}}$ is used to abort)	60	340	ns
l _{su5}	Setup time, falling edge of $\overline{\text{CONVST}}$ to read valid data (MSB) from current conversion	$MAX(t_{CONV}) + MAX(t_{d5})$		ns
h4	Hold time, data (MSB) from previous conversion hold valid from falling edge of CONVST		MIN(t _{CONV})	ns

(1) All input signals are specified with $t_r = t_f = 5$ ns (10% to 90% of +VBD) and timed from a voltage level of ($V_{IL} + V_{IH}$)/2. (2) See timing diagrams.

(2) See timing diagrams.
(3) All timings are measured with 20 pF equivalent loads on all data bits and BUSY pins.

TIMING CHARACTERISTICS

All specifications typical at –40°C to 85°C, +VA = 5 V, +VBD = 3 V $^{(1)(2)(3)}$

	PARAMETER	MIN	TYP MAX	UNIT
t _{CONV}	Conversion time	340	400	ns
t _{ACQ}	Acquisition time	100		ns
t _{pd1}	CONVST low to conversion started (BUSY high)		40	ns
t _{pd2}	Propagation delay time, end of conversion to BUSY low		10	ns
t _{w1}	Pulse duration, CONVST low	20		ns
t _{su1}	Setup time, CS low to CONVST low	0		ns
t _{w2}	Pulse duration, CONVST high	20		ns
	CONVST falling edge jitter		10	ps
t _{w3}	Pulse duration, BUSY signal low	Min(t _{ACQ})		ns
t _{w4}	Pulse duration, BUSY signal high		370	ns
t _{h1}	Hold time, first data bus transition (\overline{RD} low, or \overline{CS} low for read cycle, or BYTE input changes) after \overline{CONVST} low	40		ns
t _{d1}	Delay time, \overline{CS} low to \overline{RD} low (or BUSY low to \overline{RD} low)	0		ns
t _{su2}	Setup time, RD high to CS high	0		ns
t _{w5}	Pulse duration, RD low	50		ns
t _{en}	Enable time, \overline{RD} low (or \overline{CS} low for read cycle) to data valid		30	ns
t _{d2}	Delay time, data hold from RD high	0		ns
t _{d3}	Delay time, BYTE rising edge or falling edge to data valid	2	30	ns
t _{w6}	Pulse duration, RD high	20		ns
t _{w7}	Pulse duration, CS high	20		ns
t _{h2}	Hold time, last $\overline{\text{RD}}$ (or $\overline{\text{CS}}$ for read cycle) rising edge to $\overline{\text{CONVST}}$ falling edge	50		ns
t _{su3}	Setup time, BYTE transition to RD falling edge	0		ns
t _{h3}	Hold time, BYTE transition to RD falling edge	0		ns
t _{dis}	Disable time, RD high (CS high for read cycle) to 3-stated data bus		30	ns
t _{d5}	Delay time, end of conversion to MSB data valid		20	ns
t _{su4}	Byte transition setup time, from BYTE transition to next BYTE transition	50		ns
t _{d6}	Delay time, CS rising edge to BUSY falling edge	50		ns
t _{d7}	Delay time, BUSY falling edge to \overline{CS} rising edge	50		ns
t _{su(AB)}	Setup time, from the falling edge of $\overrightarrow{\text{CONVST}}$ (used to start the valid conversion) to the next falling edge of $\overrightarrow{\text{CONVST}}$ (when $\overrightarrow{\text{CS}} = 0$ and $\overrightarrow{\text{CONVST}}$ used to abort) or to the next falling edge of $\overrightarrow{\text{CS}}$ (when $\overrightarrow{\text{CS}}$ is used to abort)	70	350	ns
t _{su5}	Setup time, falling edge of $\overline{\text{CONVST}}$ to read valid data (MSB) from current conversion	$MAX(t_{CONV}) + MAX(t_{d5})$		ns
t _{h4}	Hold time, data (MSB) from previous conversion hold valid from falling edge of CONVST		MIN(t _{CONV})	ns

Ü

TEXAS INSTRUMENTS www.ti.com

All input signals are specified with $t_r = t_f = 5$ ns (10% to 90% of +VBD) and timed from a voltage level of $(V_{IL} + V_{IH})/2$. See timing diagrams. (1) (2) (3)

All timings are measured with 20 pF equivalent loads on all data bits and BUSY pins.

PIN ASSIGNMENTS



NC - No connection



Terminal Functions

NAME	NO.	I/O		DESCRIPTION								
AGND	5, 8, 11, 12, 14, 15, 44, 45	-	Analog ground									
BDGND	25, 35	-	Digital ground for bus interface c	ital ground for bus interface digital supply								
BUSY	36	0	Status output. High when a conv	tus output. High when a conversion is in progress.								
BYTE	39	I		e select input. Used for 8-bit bus reading. 0: No fold back 1: Low byte D[7:0] of the 16 most ificant bits is folded back to high byte of the 16 most significant pins DB[15:8].								
CONVST	40	I	Convert start. The falling edge of	f this input ends the acquisition peri	od and starts the hold period.							
CS	42	I	Chip select. The falling edge of t	his input starts the acquisition perio	d.							
Data Bus			8-E	Bit Bus	16-Bit Bus							
Dala Dus			BYTE = 0	BYTE = 0 BYTE = 1								
DB15	16	0	D15 (MSB)	D7	D15 (MSB)							
DB14	17	0	D14	D6	D14							
DB13	18	0	D13	D5	D13							
DB12	19	0	D12	D4	D12							
DB11	20	0	D11	D3	D11							
DB10	21	0	D10	D2	D10							
DB9	22	0	D9	D1	D9							
DB8	23	0	D8	D0 (LSB)	D8							
DB7	26	0	D7	All ones	D7							
DB6	27	0	D6	All ones	D6							
DB5	28	0	D5	All ones	D5							
DB4	29	0	D4	All ones	D4							
DB3	30	0	D3	All ones	D3							
DB2	31	0	D2	All ones	D2							
DB1	32	0	D1	All ones	D1							
DB0	33	0	D0 (LSB)	All ones	D0 (LSB)							
–IN	7	I	Inverting input channel	- I								
+IN	6	I	Non inverting input channel									
NC	3	-	No connection									
REFIN	1	I	Reference input									
REFM	47, 48	I	Reference ground									
REFOUT	2	0	Reference output. Add 1 µF capa is used.	acitor between the REFOUT pin and	d REFM pin when internal reference							
RESET	38	I	Current conversion is aborted ar low. RESET works independant	id output latches are cleared (set to y of CS.	zeros) when this pin is asserted							
RD	41	I	Synchronization pulse for the pa the previous conversion result or		erves as the output enable and puts							
+VA	4, 9, 10, 13, 43, 46	-	Analog power supplies, 5-V dc									
+VBD	24, 34, 37	-	Digital power supply for bus									

TIMING DIAGRAMS

Texas INSTRUMENTS www.ti.com

Ĵ.



[†]Signal internal to device

Figure 1. Timing for Conversion and Acquisition Cycles With CS and RD Toggling

ADS8412

SLAS384A-JUNE 2003-REVISED DECEMBER 2004



Figure 2. Timing for Conversion and Acquisition Cycles With CS Toggling, RD Tied to BDGND



ij

TEXAS INSTRUMENTS www.ti.com

Figure 3. Timing for Conversion and Acquisition Cycles With CS Tied to BDGND, RD Toggling



[†]Signal internal to device







TEXAS TRUMENTS www.ti.com

TYPICAL CHARACTERISTICS



At -40°C to 85°C, +VA = 5 V, +VBD = 5 V, REFIN = 4.096 V (internal reference used) and f_{sample} = 2 MHz (unless otherwise noted)

















APPLICATION INFORMATION

MICROCONTROLLER INTERFACING

ADS8412 to 8-Bit Microcontroller Interface

Figure 29 shows a parallel interface between the ADS8412 and a typical microcontroller using the 8-bit data bus. The BUSY signal is used as a falling-edge interrupt to the microcontroller.



Figure 29. ADS8412 Application Circuitry (using external reference)







PRINCIPLES OF OPERATION

The ADS8412 is a high-speed successive approximation register (SAR) analog-to-digital converter (ADC). The architecture is based on charge redistribution, which inherently includes a sample/hold function. See Figure 29 for the application circuit for the ADS8412.

The conversion clock is generated internally. The conversion time of 400 ns is capable of sustaining a 2-MHz throughput.

The analog input is provided to two input pins: +IN and –IN. When a conversion is initiated, the differential input on these pins is sampled on the internal capacitor array. While a conversion is in progress, both inputs are disconnected from any internal function.

REFERENCE

The ADS8412 can operate with an external reference with a range from 3.9 V to 4.2 V. A 4.096-V internal reference is included. When internal reference is used, pin 2 (REFOUT) should be connected to pin 1 (REFIN) with an 0.1 μ F decoupling capacitor and 1 μ F storage capacitor between pin 2 (REFOUT) and pins 47 and 48 (REFM) (see Figure 33). The internal reference of the converter is double buffered. If an external reference is used, the second buffer provides isolation between the external reference and the CDAC. This buffer is also used to recharge all of the capacitors of the CDAC during conversion. Pin 2 (REFOUT) can be left unconnected (floating) if external reference is used.

ANALOG INPUT

When the converter enters the hold mode, the voltage difference between the +IN and -IN inputs is captured on the internal capacitor array. Both +IN and -IN input has a range of -0.2 V to V_{ref} + 0.2 V. The input span(+IN - (-IN)) is limited to $-V_{ref}$ to V_{ref}.

The input current on the analog inputs depends upon a number of factors: sample rate, input voltage, and source impedance. Essentially, the current into the ADS8412 charges the internal capacitor array during the sample period. After this capacitance has been fully charged, there is no further input current. The source of the analog input voltage must be able to charge the input capacitance (25 pF) to an 16-bit settling level within the acquisition time (100 ns) of the device. When the converter goes into the hold mode, the input impedance is greater than 1 $G\Omega$.

Care must be taken regarding the absolute analog input voltage. To maintain the linearity of the converter, the +IN and -IN inputs and the span (+IN - (-IN)) should be within the limits specified. Outside of these ranges, the converter's linearity may not meet specifications. To minimize noise, low bandwidth input signals with low-pass filters should be used.

Care should be taken to ensure that the output impedance of the sources driving +IN and -IN inputs are matched. If this is not observed, the two inputs could have different setting time. This may result in offset error, gain error and linearity error which varies with temperature and input voltage.

A typical input circuit using TI's THS4503 is shown Figure 31. Input from a single-ended source may be converted into differential signal for ADS8412 as shown in the figure. In case the source itself is differential then THS4503 may be used in differential input and differential output mode.

PRINCIPLES OF OPERATION (continued)



Figure 31. Using THS4503 With ADS8412

DIGITAL INTERFACE

Timing And Control

See the timing diagrams in the specifications section for detailed information on timing signals and their requirements.

The ADS8412 uses an internal oscillator generated clock which controls the conversion rate and in turn the throughput of the converter. No external clock input is required.

Conversions are initiated by bringing the CONVST pin low for a minimum of 20 ns (after the 20 ns minimum requirement has been met, the CONVST pin can be brought high), while CS is low. The ADS8412 switches from the sample to the hold mode on the falling edge of the CONVST command. A clean and low jitter falling edge of this signal is important to the performance of the converter. The BUSY output is brought high after CONVST goes low. BUSY stays high throughout the conversion process and returns low when the conversion has ended.

Sampling starts when \overline{CS} is tied low or starts with the falling edge of \overline{CS} when BUSY is low.

Both \overline{RD} and \overline{CS} can be high during and before a conversion with one exception (\overline{CS} must be low when \overline{CONVST} goes low to initiate a conversion). Both the \overline{RD} and \overline{CS} pins are brought low in order to enable the parallel output bus with the conversion.

Reading Data

The ADS8412 outputs full parallel data in two's complement format as shown in Table 1. The parallel output is active when \overline{CS} and \overline{RD} are both low. There is a minimal quiet zone requirement around the falling edge of \overline{CONVST} . This is 50 ns prior to the falling edge of \overline{CONVST} and 40 ns after the falling edge. No data read should be attempted within this zone. Any other combination of \overline{CS} and \overline{RD} sets the parallel output to 3-state. BYTE is used for multiword read operations. BYTE is used whenever lower bits of the conversion result are output on the higher byte of the bus. Refer to Table 1 for ideal output codes.

Table 1. Ideal Input Voltages and Output Codes

DESCRIPTION	ANALOG VALUE	DIGITAL OUTPUT – TWOS COMPLEMENT					
DESCRIPTION	ANALOG VALUE	BINARY CODE	HEX CODE				
Full Scale Range	2(+V _{ref})						
Least significant bit (LSB)	2(+V _{ref})/65536						
+Full scale	(+V _{ref}) – 1 LSB	0111 1111 1111 1111	7FFF				
Midscale	0 V	0000 0000 0000 0000	0000				
Midscale – 1 LSB	0 V – 1 LSB	1111 1111 1111 1111	FFFF				
-Full scale	(-V _{ref})	1000 0000 0000 0000	8000				

The output data is a full 16-bit word (D15-D0) on DB15-DB0 pins (MSB-LSB) if BYTE is low.

The result may also be read on an 8-bit bus for convenience. This is done by using only pins DB15-DB8. In this case two reads are necessary: the first as before, leaving BYTE low and reading the 8 most significant bits on pins DB15-DB8, then bringing BYTE high. When BYTE is high, the low bits (D7-D0) appears on pins DB15-D8.

These multiword read operations can be done with multiple active RD (toggling) or with RD tied low for simplicity.

ВУТЕ	DATA R	EAD OUT
DIIC	DB15–DB8 Pins	DB7–DB0 Pins
High	D7–D0	All one's
Low	D15–D8	D7–D0

Table 2. Conversion Data Readout

RESET

RESET is an asynchronous active low input signal (that works independently of \overline{CS}). Minimum RESET low time is 25 ns. Current conversion will be aborted no later than 50 ns after the converter is in the reset mode. In addition, all output latches are cleared (set to zero's) after RESET. The converter goes back to normal operation mode no later than 20 ns after RESET input is brought high.

The converter starts the first sampling period 20 ns after the rising edge of RESET. Any sampling period except for the one immediately after a RESET is started with the falling edge of the previous BUSY signal or the falling edge of CS, whichever is later.

Another way to reset the device is through the use of the combination of CS and CONVST. This is useful when the dedicated RESET pin is tied to the system reset but there is a need to abort only the conversion in a specific converter. Since the BUSY signal is held high during the conversion, either one of these conditions triggers an internal self-clear reset to the converter just the same as a reset via the dedicated RESET pin. The reset does not have to be cleared as for the dedicated RESET pin. A reset can be started with either of the two following steps.

- Issue a CONVST when CS is low and a conversion is in progress. The falling edge of CONVST must satisfy
 the timing as specified by the timing parameter t_{su(AB)} mentioned in the timing characteristics table to ensure
 a reset. The falling edge of CONVST starts a reset. Timing is the same as a reset using the dedicated
 RESET pin except the instance of the falling edge is replaced by the falling edge of CONVST.
- Issue a CS while a conversion is in progress. The falling edge of CS must satisfy the timing as specified by the timing parameter t_{su(AB)} mentioned in the timing characteristics table to ensure a reset. The falling edge of CONVST starts a reset. The falling edge of CS causes a reset. Timing is the same as a reset using the dedicated RESET pin except the instance of the falling edge is replaced by the falling edge of CS.

POWER-ON INITIALIZATION

RESET is not required after power on. An internal power-on reset circuit generates the reset. To ensure that all of the registers are cleared, three conversion cycles must be given to the converter after power on.

LAYOUT

For optimum performance, care should be taken with the physical layout of the ADS8412 circuitry.

As the ADS8412 offers single-supply operation, it is often used in close proximity with digital logic, microcontrollers, microprocessors, and digital signal processors. The more digital logic present in the design and the higher the switching speed, the more difficult it is to achieve good performance from the converter.

The basic SAR architecture is sensitive to glitches or sudden changes on the power supply, reference, ground connections and digital inputs that occur just prior to latching the output of the analog comparator. Thus, driving any single conversion for an n-bit SAR converter, there are at least n *windows* in which large external transient voltages can affect the conversion result. Such glitches might originate from switching power supplies, nearby digital logic, or high power devices.

The degree of error in the digital output depends on the reference voltage, layout, and the exact timing of the external event.

On average, the ADS8412 draws very little current from an external reference, as the reference voltage is internally buffered. If the reference voltage is external and originates from an op amp, make sure that it can drive the bypass capacitor or capacitors without oscillation. A $0.1-\mu$ F bypass capacitor and $1-\mu$ F storage capacitor are recommended from pin 1 (REFIN) directly to pin 48 (REFM). REFM and AGND should be shorted on the same ground plane under the device.

The AGND and BDGND pins should be connected to a clean ground point. In all cases, this should be the analog ground. Avoid connections which are close to the grounding point of a microcontroller or digital signal processor. If required, run a ground trace directly from the converter to the power supply entry point. The ideal layout consists of an analog ground plane dedicated to the converter and associated analog circuitry.

As with the AGND connections, +VA should be connected to a 5-V power supply plane or trace that is separate from the connection for digital logic until they are connected at the power entry point. Power to the ADS8412 should be clean and well bypassed. A 0.1- μ F ceramic bypass capacitor should be placed as close to the device as possible. See Table 3 for the placement of the capacitor. In addition, a 1- μ F to 10- μ F capacitor is recommended. In some situations, additional bypassing may be required, such as a 100- μ F electrolytic capacitor or even a Pi filter made up of inductors and capacitors—all designed to essentially low-pass filter the 5-V supply, removing the high frequency noise.

POWER SUPPLY PLANE SUPPLY PINS	CONVERTER ANALOG SIDE	CONVERTER DIGITAL SIDE		
Pin pairs that require shortest path to decoupling capacitors	(4,5), (8,9), (10,11), (13,15), (43,44), (45,46)	(24,25), (34, 35)		
Pins that require no decoupling	12, 14	37		

Table 3. Power Supply Decoupling Capacitor Placement



PACKAGING INFORMATION

Orderable Device	Status	0 71			Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing			(2)		(3)		(4)	
ADS8412IBPFBR	ACTIVE	TQFP	PFB	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS8412I B	Samples
ADS8412IBPFBRG4	ACTIVE	TQFP	PFB	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS8412I B	Samples
ADS8412IBPFBT	ACTIVE	TQFP	PFB	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS8412I B	Samples
ADS8412IBPFBTG4	ACTIVE	TQFP	PFB	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS8412I B	Samples
ADS8412IPFBT	ACTIVE	TQFP	PFB	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS8412I	Samples
ADS8412IPFBTG4	ACTIVE	TQFP	PFB	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS8412I	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Only one of markings shown within the brackets will appear on the physical device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

24-Jan-2013

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All	dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	ADS8412IBPFBR	TQFP	PFB	48	1000	330.0	16.4	9.6	9.6	1.5	12.0	16.0	Q2
	ADS8412IBPFBT	TQFP	PFB	48	250	330.0	16.4	9.6	9.6	1.5	12.0	16.0	Q2
	ADS8412IPFBT	TQFP	PFB	48	250	330.0	16.4	9.6	9.6	1.5	12.0	16.0	Q2

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

26-Jan-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS8412IBPFBR	TQFP	PFB	48	1000	367.0	367.0	38.0
ADS8412IBPFBT	TQFP	PFB	48	250	367.0	367.0	38.0
ADS8412IPFBT	TQFP	PFB	48	250	367.0	367.0	38.0

MECHANICAL DATA

MTQF019A - JANUARY 1995 - REVISED JANUARY 1998

PFB (S-PQFP-G48)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026



PFB (S-PQFP-G48)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications			
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive		
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications		
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers		
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps		
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy		
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial		
Interface	interface.ti.com	Medical	www.ti.com/medical		
Logic	logic.ti.com	Security	www.ti.com/security		
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense		
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video		
RFID	www.ti-rfid.com				
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com		
Wireless Connectivity	www.ti.com/wirelessconnectivity				

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated