



# Integrated Analog Front-End for Heart Rate Monitors and Low-Cost Pulse Oximeters

Check for Samples: AFE4400

## FEATURES

- Fully-Integrated Analog Front-End for Pulse Oximeter Applications:
  - Flexible Pulse Sequencing and Timing Control
- Transmit:
  - Integrated LED Driver (H-Bridge or Push/Pull)
  - 95-dB Dynamic Range
  - LED Current:
    - Programmable to 75 mA with 8-Bit Current Resolution
  - Low Power:
    - 100 µA + Average LED Current
  - Programmable LED On-Time
  - Independent LED2 and LED1 Current Reference
- Receive Channel with High Dynamic Range:
  - 13 Noise-Free Bits (0.1 Hz to 5 Hz)
  - Low Power: < TBD mA at 3.3-V Supply</p>
  - Flexible Receive Sample Time
  - Flexible Transimpedance Amplifier with Programmable LED Settings
  - Integrated Digital Ambient Estimation and Subtraction
- Integrated Fault Diagnostics:
  - Photodiode and LED Open and Short Detection
  - Cable On/Off Detection
- Supplies:
  - Rx = 2.0 V to 3.6 V
  - Tx = 3.0 V or 3.6 V
- Package: Compact QFN-40 (6 mm × 6 mm)
- Specified Temperature Range: 0°C to +70°C

## APPLICATIONS

- Low-Cost Medical Pulse Oximeter Applications
- Optical HRM
- Industrial Photometry Applications

## DESCRIPTION

The AFE4400 is a fully-integrated analog front-end (AFE) that is ideally suited for pulse oximeter applications. The device consists of a low-noise receiver channel with an integrated analog-to-digital converter (ADC), an LED transmit section, and diagnostics for sensor and LED fault detection. The AFE4400 is a very configurable timing controller. This flexibility enables the user to have complete control of the device timing characteristics. To ease clocking requirements and provide a low-jitter clock to the AFE4400, an oscillator is also integrated that functions from an external crystal. The device communicates to an external microcontroller or host processor using an SPI<sup>™</sup> interface.

The AFE4400 is a complete AFE solution packaged in a single, compact QFN-40 package (6 mm  $\times$ 6 mm) and is specified over the operating temperature range of 0°C to +70°C.



Figure 1. Block Diagram

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. SPI is a trademark of Motorola.

All other trademarks are the property of their respective owners.



## SBAS601A - DECEMBER 2012 - REVISED JANUARY 2013

www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

		ORDERING IN	FORMATION		
PRODUCT	PACKAGE-LEAD	LED DRIVE CONFIGURATION	LED DRIVE CURRENT (mA, max)	POWER SUPPLY (V)	OPERATING TEMPERATURE RANGE
AFE4400CRHA	QFN-40	Bridge, push-pull	75	3	0°C to +70°C

## **ABSOLUTE MAXIMUM RATINGS**<sup>(1)</sup>

Over operating free-air temperature range, unless otherwise noted.

		VALUE	UNIT
AVDD to AVSS		-0.3 to +7	V
DVDD to DGND		-0.3 to +7	V
AGND to DGND		-0.3 to +0.3	V
Analog input to AVSS		AVSS - 0.3 to AVDD + 0.3	V
Digital input to DVDD		DVSS - 0.3 to DVDD + 0.3	V
Input current to any pin ex	cept supply pins <sup>(2)</sup>	±10	mA
la sut sums at	Momentary	±100	mA
Input current	Continuous	±10	mA
Operating temperature rar	nge	-40 to +95	°C
Storage temperature range	e, T <sub>stg</sub>	-60 to +150	°C
Maximum junction temperation	ature, T <sub>J</sub>	+150	°C
Electrostatic discharge	Human body model (HBM) JEDEC standard 22, test method A114-C.01, all pins	±1000	V
(ESD) ratings	Charged device model (CDM) JEDEC standard 22, test method C101, all pins	±500	V

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing beyond the supply rails must be current-limited to 10 mA or less.

## THERMAL INFORMATION

		AFE4400	
	THERMAL METRIC <sup>(1)</sup>	RHA (QFN)	UNITS
		40 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	35	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	31	
$\theta_{JB}$	Junction-to-board thermal resistance	26	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.1	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	n/a	
$\theta_{\text{JCbot}}$	Junction-to-case (bottom) thermal resistance	n/a	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



AFE4400

www.ti.com

## **RECOMMENDED OPERATING CONDITIONS**

Over operating free-air temperature range, unless otherwise noted.

	PARAMETER		VALUE	UNIT
SUPPLIES			<u>.</u>	
RX_ANA_SUP	AFE analog supply		2.0 to 3.6	V
RX_DIG_SUP	AFE digital supply		2.0 to 3.6	V
TX_CTRL_SUP	Transmit controller supply		3.0 to 3.6	V
LED_DRV_SUP		H-bridge configuration	[3.0 or $(1.4 + V_{LED} + V_{CABLE})^{(1)(2)}$ , whichever is greater] to 5.25	V
	Transmit LED driver supply Common anode configuration	[3.0 or (1.3 + $V_{LED}$ + $V_{CABLE}$ ) <sup>(1)(2)</sup> , whichever is greater] to 5.25	V	
	Difference between LED_DRV_	SUP and TX_CTRL_SUP	-0.3 to +0.3	V
TEMPERATURE				
	Specified temperature range		0 to +70	°C
	Operating temperature range <sup>(3)</sup>		-40 to +85	°C
	Storage temperature range		-60 to +150	°C

(1) VLED refers to the voltage drop across the external LED connected between the TXP and TXM pins (in H-bridge mode) and from the TXP and TXM pins to LED\_DRV\_SUP (in the common anode configuration).

V<sub>CABLE</sub> refers to voltage drop across any cable, connector, or any other component in series with the LED. (2)

(3) Operating temperature range is the temperature range at which the device functions, without damaging the device. Device performance may not meet the temperature specification beyond the specified temperature range.

**ISTRUMENTS** 

ÈXAS

## **ELECTRICAL CHARACTERISTICS**

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
PERFOR	MANCE (Full-Signal Chain)			
PRF	Pulse repetition frequency		1300	SPS
	PRF duty cycle		25%	
		$R_F = 10 \text{ k}\Omega$	50	μA
I <sub>IN_FS</sub>	Full-scale input current	$R_F = 1 M\Omega$	0.5	μA
CMRR	Common-mode rejection ratio	f <sub>CM</sub> = 50 Hz, 60 Hz	TBD	dB
PSRR	Power-supply rejection ratio	f <sub>PS</sub> = 50 Hz, 60 Hz	TBD	dB
RECEIVE	R FUNCTIONAL BLOCK LEVEL SPECIFICATION	l l		
	Total integrated noise current, input referred	$\label{eq:RF} \begin{array}{l} R_F = 500 \ \text{k}\Omega, \mbox{ ambient cancellation enabled}, \\ stage 2 \ gain = 4, \ PRF = 1300 \ \text{Hz}, \\ \text{LED duty cycle} = 25\% \end{array}$	1.4	pA <sub>RMS</sub>
(receiver alone) over 0.1-Hz to 5-Hz bar		$\label{eq:RF} \begin{array}{l} R_{F} = 500 \ k\Omega, \mbox{ ambient cancellation enabled}, \\ stage 2 \ gain = 4, \ PRF = 1300 \ Hz, \\ LED \ duty \ cycle = 5\% \end{array}$	5	pA <sub>RMS</sub>
I-V TRAN	SIMPEDANCE AMPLIFIER			
G	Gain	$R_F = 10 \text{ k}\Omega \text{ to } 1 \text{ M}\Omega$	TBD TBD	V/µA
	Feedback resistance	R <sub>F</sub>	10k, 25k, 50k, 100k, 250k, 500k, and 1M	Ω
	Feedback resistor tolerance	R <sub>F</sub>	±20%	
	Feedback capacitance	C <sub>F</sub>	5, 10, 25, 50, 100, and 250	pF
	Feedback capacitor tolerance	C <sub>F</sub>	±20%	
	Full-scale differential output voltage		1 TBD	V
	Common-mode voltage on input pins	Set internally	0.9	V
	External differential input capacitance	Includes equivalent capacitance of photodiode, cables, EMI filter, and so forth	TBD 1000	pF
	Shield output voltage, $\mathrm{V}_{\mathrm{CM}}$	With a 1-k $\Omega$ series resistor and a 10-nF decoupling capacitor to ground	0.9	V
AMBIENT	CANCELLATION STAGE			
	Gain		1, 1.5, 2, 3, and 4	V/V
	Current DAC range		0 10	μA
	Current DAC step size		1	μA
LOW-PAS	SS FILTER			
	Low-pass corner frequency	3-dB attenuation	500	Hz
	Deep hand attenuetien, 0.11- to 40.11-	Duty cycle = 25%	0.004	dB
	Pass-band attenuation, 2 Hz to 10 Hz	Duty cycle = 10%	0.041	dB
ANALOG	-TO-DIGITAL CONVERTER	•		
	Resolution		22	Bits
	Sample rate		TBD TBD	SPS
	ADC full-scale voltage		±1.2	V
	ADC minimum time for conversion		50	μs
	ADC reset time		2	t <sub>CLK</sub>



## **ELECTRICAL CHARACTERISTICS (continued)**

	PARAMETER	TEST CONDITIONS	MIN TYP M	AX UNIT
TRANSM	ITTER			
	Output current range		Selectable 0 and 75	mA
	LED current DAC error		±10%	
	Output current resolution		8	Bits
	Transmitter noise dynamic range, over 0.1-Hz to 5-Hz bandwidth	At 25-mA output current	95	dB
	Voltage on TXP (or TXM) pin when low-side	At 75-mA output current, H-bridge LED driver configuration	TBD + (voltage drop across LED cable, and so forth) to 5.25	), V
	switch connected to TXP (or TXM) turns on	At 75-mA output current, common anode LED driver configuration	TBD + (voltage drop across LED cable, and so forth) to 5.25	), V
	Minimum sample time of LED1 and LED2 pulses		50	μs
		LED_ON = 0	1	μA
	LED current DAC leakage current	LED_ON = 1	50	μA
	Output current settling time	From zero current to TBD mA	TBD	μs
	(with resistive load)	From TBD mA to zero current	TBD	μs
DIAGNOS	STICS			
	Duration of diagnostics state machine	Start of diagnostics after the DIAG_EN register bit is set. End of diagnostic is indicated by DIAG_END going high.	16	4k cycles of 4-MHz clock
	Open fault resistance		> TBD	MΩ
	Short fault resistance		< TBD	kΩ
INTERNA	L OSCILLATOR			
f <sub>CLKOUT</sub>	CLKOUT frequency	With an 8-MHz crystal connected to the XIN, XOUT pins	4	MHz
	CLKOUT duty cycle		50%	
	Crystal oscillator start-up time	With an 8-MHz crystal connected to the XIN, XOUT pins with TBD-pF load capacitor from each pin to ground	TBD	μs
	Oscillator power consumption		TBD	μW
EXTERNA	AL CLOCK			
	Maximum allowable external clock jitter			50 ps

SBAS601A - DECEMBER 2012 - REVISED JANUARY 2013

www.ti.com

NSTRUMENTS

**EXAS** 

## **ELECTRICAL CHARACTERISTICS (continued)**

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
TIMING							
	Wake-up time from comple	ete power-down			TBD		ms
	Wake-up time from Rx por	wer-down			TBD		μs
	Wake-up time from Tx pov	ver-down			TBD		μs
t <sub>RESET</sub>	Active low RESET pulse d	uration			TBD		μs
t <sub>DIAGEND</sub>	DIAG_END pulse duration diagnostics	at the completion of			TBD		CLKOUT cycles
t <sub>ADCRDY</sub>	ADC_RDY pulse duration				TBD		CLKOUT cycles
SPI TIMING	<b>i</b>						
f <sub>SPICLK</sub>	SCLK frequency				TBD		MHz
t <sub>SPI_SU</sub>	SPISIMO input data setup SCLK rising edge	time with respect to			TBD		ns
t <sub>SPI_HO</sub>	SPISIMO input data hold t SCLK rising edge	ime with respect to			TBD		ns
t <sub>SOMI_VAL</sub>	SPISOMI output data valid time				TBD		ns
t <sub>SOMI_HO</sub>	SPISOMI output data hold time				TBD		ns
t <sub>RISE</sub>	Rise time from 20% to 809	%			TBD		ns
t <sub>FALL</sub>	Fall time from 80% to 20%	)			TBD		ns
DIGITAL SI	GNAL CHARACTERISTIC	5					
V <sub>IH</sub>	Logic high input voltage		AFE_PDN, SCLK, SPISIMO, SPISTE, RESET	0.8 DVDD	> 1.3	DVDD + 0.1	V
V <sub>IL</sub>	Logic low input voltage		AFE_PDN, SCLK, SPISIMO, SPISTE, RESET	-0.1	< 0.4	0.2 DVDD	V
I <sub>IN</sub>	Logic input current		0 V < V <sub>DigitalInput</sub> < DVDD	-10		10	μA
V <sub>OH</sub>	Logic high output voltage		DIAG_END, LED_ALM, PD_ALM, SPISOMI, ADC_RDY, CLKOUT	0.9 DVDD	> (RX_DIG_ 0.2 V)	SUP –	V
V <sub>OL</sub>	Logic low output voltage		DIAG_END, LED_ALM, PD_ALM, SPISOMI, ADC_RDY, CLKOUT		< 0.4	0.1 DVDD	V
SUPPLY C	URRENT						
	Normal operation	I <sub>AVDD</sub>	AVDD – AVSS = 5.0 V		TBD		mA
		I <sub>DVDD</sub>	DVDD = 3.0 V		TBD		mA
	Receiver analog supply cu	irrent	RX_ANA_SUP = 3.0 V, with 8-MHz clock running, Rx stage 2 disabled		0.6		mA
			RX_ANA_SUP = 3.0 V, with 8-MHz clock running, Rx stage 2 enabled		0.9		mA
	Receiver digital supply cur	rent	RX_DIG_SUP = 3.0 V		0.27		mA
LED_DRV _SUP	LED driver supply current		With zero LED current setting		0.1		mA
TX_CTRL _SUP	Transmitter control supply	current			0.033		mA
	Complete power-down		Receiver current only (RX_ANA_SUP + RX_DIG_SUP)		0.027		mA
			Transmitter current only (LED_DRV_SUP + TX_CTRL_SUP)		0.01		mA
	Power-down Rx alone		Receiver current only (RX_ANA_SUP + RX_DIG_SUP)	0.373			mA
	Power-down Tx alone		Transmitter current only (LED_DRV_SUP + TX_CTRL_SUP)		0.01		mA
POWER DI	SSIPATION						
			Normal operation (excluding LEDs)		1.54		mW
	Quiescent power dissipation	ווכ	Power-down		0.1		μW



**AFE4400** 

www.ti.com

## ELECTRICAL CHARACTERISTICS (continued)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	LED_DRV_SUP	LED_DRV_SUP current value. Does not include LED current.		0.01		mW
Power-down AFE	TX_CTRL_SUP			0.01		mW
	RX_ANA_SUP			0.02		mW
	RX_DIG_SUP			0.06		mW
	LED_DRV_SUP	LED_DRV_SUP current value. Does not include LED current.		0.28		mW
Power-down Rx	TX_CTRL_SUP			0.1		m٧
	RX_ANA_SUP			0.5		mΜ
	RX_DIG_SUP			0.62		m۷
	LED_DRV_SUP	LED_DRV_SUP current value. Does not include LED current.		0.01		mV
Power-down Tx	TX_CTRL_SUP			0.01		m۷
	RX_ANA_SUP			1.8		mV
	RX_DIG_SUP			0.8		mV
	LED_DRV_SUP	LED_DRV_SUP current value. Does not include LED current.		0.28		m۷
After reset, with 8-MHz	TX_CTRL_SUP			0.1		mV
clock running	RX_ANA_SUP			1.8		mV
	RX_DIG_SUP			0.8		mV
With stage 2 mode	LED_DRV_SUP	LED_DRV_SUP current value. Does not include LED current.		0.28		۳V
With stage 2 mode enabled and 8-MHz clock	TX_CTRL_SUP			0.1		mV
running	RX_ANA_SUP			2.7		mV
	RX_DIG_SUP			0.8		m٧



## SERIAL INTERFACE TIMING



- (2) Specify the register address whose contents must be read back on A[7:0].
- (3) The AFE outputs the contents of the specified register on the SOMI pin.

## Figure 2. Serial Interface Timing Diagram<sup>(1)(2)(3)</sup>

	DADAMETED	TBD V ≤ DVDD ≤ 1	IBD V	
	PARAMETER	MIN	MAX	UNIT
t <sub>CLK</sub>	Master clock period	TBD	TBD	ns
t <sub>SCLK</sub>	SCLK period	TBD	TBD	ns
t <sub>SPWH, L</sub>	SCLK pulse duration, high and low	TBD	TBD	ns
t <sub>DIST</sub>	SPISIMO valid to SCLK falling edge: setup time	TBD	TBD	ns
t <sub>DIHD</sub>	Valid SPISIMO after SCLK falling edge: hold time	TBD	TBD	ns
t <sub>DOHD</sub>	SCLK falling edge to invalid SPISOMI hold time	TBD	TBD	ns
t <sub>DOST</sub>	SCLK rising edge to SPISOMI valid: setup time	TBD	TBD	ns
t <sub>SPISTE</sub>	SPISTE high pulse	TBD	TBD	ns
t <sub>SDECODE</sub>	Command decode time	TBD	TBD	ns

#### SBAS601A - DECEMBER 2012 - REVISED JANUARY 2013

## **PIN CONFIGURATION**



(4) DNC = Do not connect.

## **PIN DESCRIPTIONS**

NAME	NO.	FUNCTION	DESCRIPTION
ADC_RDY	28	Digital	Output signal that indicates ADC conversion completion. Can be connected to the interrupt input pin of an external microcontroller.
AFE_PDN	20	Digital AFE-only power-down input; active low.   Can be connected to the port pin of an external microcontroller.	
BG	7	Reference	Decoupling capacitor for internal band-gap voltage to ground. (2.2-µF decoupling capacitor to ground)
CLKOUT	30	Digital	Buffered 4-MHz output clock output. Can be connected to the clock input pin of an external microcontroller.
DIAG_END	21	Digital	Output signal that indicates completion of diagnostics. Can be connected to the port pin of an external microcontroller.
DNC <sup>(1)</sup>	5, 6, 10, 34, 35	—	Do not connect these pins. Leave as open circuit.
INN	1	Analog	Receiver input pin. Connect to photodiode anode.
INP	2	Analog	Receiver input pin. Connect to photodiode cathode.
LED_DRV_GND	12, 13, 16	Supply	LED driver ground pin, H-bridge. Connect to common board ground.
LED_DRV_SUP	17, 18	Supply	LED driver supply pin, H-bridge. Connect a TBD-µF bulk capacitor to ground.
LED_ALM	22	Digital	Output signal that indicates an LED cable fault. Can be connected to the port pin of an external microcontroller.
PD_ALM	23	Digital	Output signal that indicates a PD sensor or cable fault. Can be connected to the port pin of an external microcontroller.

(1) Leave pins as open circuit. Do not connect.

Copyright @ 2012–2013, Texas Instruments Incorporated



www.ti.com

#### SBAS601A - DECEMBER 2012 - REVISED JANUARY 2013

www.ti.com

Texas Instruments

## **PIN DESCRIPTIONS (continued)**

NAME	NO.	FUNCTION	DESCRIPTION
RESET	29	Digital	AFE-only reset input, active low. Can be connected to the port pin of an external microcontroller
RX_ANA_GND	3, 36, 40	Supply	Rx analog ground pin. Connect to common board ground.
RX_ANA_SUP	33, 39	Supply	Rx analog supply pin (2.2 V to 3.6 V); 0.1-µF decoupling capacitor to ground
RX_DIG_GND	19, 32	Supply	Rx digital ground pin. Connect to common board ground.
RX_DIG_SUP	31	Supply	Rx digital supply pin (2.2 V to 3.6 V); 0.1-µF decoupling capacitor to ground
SCLK	24	SPI	SPI clock pin
SPISIMO	26	SPI	SPI serial in master out
SPISOMI	25	SPI	SPI serial out master in
SPISTE	27	SPI	SPI serial interface enable
TX_CTRL_SUP	11	Supply	Transmit control supply pin, 3.3 V (0.1-µF decoupling capacitor to ground)
TX_REF	9	Reference	Tx reference voltage
TXN	14	Analog	LED driver out B, H-bridge output. Connect to LED.
TXP	15	Analog	LED driver out B, H-bridge output. Connect to LED.
VCM	4	Reference	Input common-mode voltage output. Connect a series resistor (1 k $\Omega$ ) and a decoupling capacitor (10 nF) to ground. The voltage across the capacitor can be used to shield (guard) the INP, INM traces.
VSS	8	Supply	Substrate ground. Connect to common board ground.
XOUT	37	Digital	Crystal oscillator pins. Connect an external 8-MHz crystal between these pins with the correct load capacitor (as specified by vendor) to ground. Connect to crystal and connect a TBD-pF capacitor from each pin to ground.
XIN	38	Digital	Crystal oscillator pins. Connect an external 8-MHz crystal between these pins with the correct load capacitor (as specified by vendor) to ground. Connect to crystal and connect a TBD-pF capacitor from each pin to ground.

Submit Documentation Feedback 11

SBAS601A-DECEMBER 2012-REVISED JANUARY 2013

At  $T_A = +25^{\circ}C$ , RX\_ANA\_SUP = RX\_DIG\_SUP = 3.0 V, TX\_CTRL\_SUP = LED\_DRV\_SUP = 3.3 V, and  $f_{CLK} = 8$  MHz, unless otherwise noted.

**TYPICAL CHARACTERISTICS** 









www.ti.com

SBAS601A-DECEMBER 2012-REVISED JANUARY 2013

www.ti.com

NSTRUMENTS

ÈXAS



**PRODUCT PREVIEW** 

(1) Data at PRF = 625 Hz, 5% duty cycle.

(2) Data at PRF = 625 Hz, 5% duty cycle.

12 Submit Documentation Feedback



TEXAS INSTRUMENTS

SBAS601A-DECEMBER 2012-REVISED JANUARY 2013

www.ti.com

## TYPICAL CHARACTERISTICS (continued)

At  $T_A = +25^{\circ}C$ , RX\_ANA\_SUP = RX\_DIG\_SUP = 3.0 V, TX\_CTRL\_SUP = LED\_DRV\_SUP = 3.3 V, and  $f_{CLK} = 8$  MHz, unless otherwise noted.



Figure 10. RX\_DIG\_SUP NOISE MEASUREMENTS



## OVERVIEW

The AFE4400 is a complete analog front-end (AFE) solution targeted for pulse oximeter applications. The device consists of a low-noise receiver channel, an LED transmit section, and diagnostics for sensor and LED fault detection. To ease clocking requirements and provide the low-jitter clock to the AFE, an oscillator is also integrated that functions from an external crystal. The device communicates to an external microcontroller or host processor using an SPI interface. Figure 11 shows a detailed block diagram for the AFE4400. The blocks are described in more detail in the following sections.



Figure 11. Detailed Block Diagram



AFE4400

#### **RECEIVER CHANNEL**

This section describes the functionality of the receiver channel.

#### **Receiver Front-End**

The receiver consists of a differential current-to-voltage (I-V) transimpedance amplifier that converts the input photodiode current into an appropriate voltage, as shown in Figure 12. The feedback resistor of the amplifier (R<sub>F</sub>) is programmable to support a wide range of photodiode currents. Available R<sub>F</sub> values include: 1 M $\Omega$ , 500 k $\Omega$ , 250 k $\Omega$ , 100 k $\Omega$ , 50 k $\Omega$ , 25 k $\Omega$ , and 10 k $\Omega$ .



Figure 12. Receiver Front-End

The R<sub>F</sub> amplifier and the feedback capacitor (C<sub>F</sub>) form a low-pass filter for the input signal current. Always ensure that the low-pass filter has sufficiently high bandwidth (as shown by Equation 1) because the input current consists of pulses. For this reason, the feedback capacitor is also programmable. Available C<sub>F</sub> values include: 5 pF, 10 pF, 25 pF, 50 pF, 100 pF, and 250 pF. Any combination of these capacitors can also be used.

$$R_F \times C_F \le \frac{Rx \text{ Sample Time}}{10}$$

(1)

**PRODUCT PREVIEW** 

The output voltage of the I-V amplifier includes the pleth component (the desired signal) and a component resulting from the ambient light leakage; see . The I-V amplifier is followed by the second stage, which consists of a current digital-to-analog converter (DAC) that sources the cancellation current and an amplifier that gains up the pleth component alone. The amplifier has five programmable gain settings: 1, 1.5, 2, 3, and 4. The gained-up pleth signal is then low-pass filtered (500-Hz bandwidth) and buffered before driving a 22-bit ADC. The current DAC has a cancellation current range of 10  $\mu$ A with 10 steps (1  $\mu$ A each). The DAC value can be digitally specified with the SPI interface.

The output of the ambient cancellation amplifier is separated into LED2 and LED1 channels. When LED2 is on, the amplifier output is filtered and sampled on capacitor  $C_R$ . Similarly, the LED1 signal is sampled on the  $C_{LED1}$  capacitor when LED1 is ON. In between the LED2 and LED1 pulses, the idle amplifier output is sampled to estimate the ambient signal on capacitors  $C_{LED2\_amb}$  and  $C_{LED1\_amb}$ .

The sampling duration is termed the *Rx* sample time and is programmable for each signal, independently. The sampling can start after the I-V amplifier output is stable (to account for LED and cable settling times). The Rx sample time is used for all dynamic range calculations; the minimum time supported is 50  $\mu$ s.

SBAS601A - DECEMBER 2012 - REVISED JANUARY 2013

A single, 22-bit ADC converts the sampled LED2, LED1, and ambient signals sequentially. Each conversion takes 25% of the pulse repetition period and provides a single digital code at the ADC output. As discussed in the *Receiver Timing* section, the conversions are staggered so that the LED2 conversion starts after the end of the LED2 sample phase, and so on. This configuration also means that the Rx sample time for each signal is no greater than 25% of the pulse repetition period.

Note that four data streams are available at the ADC output (LED2, LED1, ambient LED2, and ambient LED1) at the same rate as the pulse repetition frequency. The ADC is followed by a digital ambient subtraction block that additionally outputs the (LED2 – ambient LED2) and (LED1 – ambient LED1) data values.

## **Ambient Cancellation Scheme**

The receiver provides digital samples corresponding to ambient duration. The host processor (external to the AFE) can use these ambient values to estimate the amount of ambient light leakage. The processor must then set the value of the ambient cancellation DAC using the SPI, as shown in Figure 13.



Figure 13. Ambient Cancellation Loop (Closed by the Host Processor)

Using the set value, the ambient cancellation stage subtracts the ambient component and gains up only the pleth component of the received signal; see Figure 14. The amplifier gain is programmable to 1, 1.5, 2, 3, and 4.

EXAS

**NSTRUMENTS** 



Figure 14. Front-End (I-V Amplifier and Cancellation Stage)

The differential output of the second stage is  $V_{DIFF}$ , as given by Equation 2:

$$V_{\text{DIFF}} = 2 \times \left( I_{\text{PLETH}} \times \frac{R_{\text{F}}}{R_{\text{I}}} + I_{\text{AMB}} \times \frac{R_{\text{F}}}{R_{\text{I}}} - I_{\text{CANCEL}} \right) \times R_{\text{G}}$$

where:

 $R_{I} = 100 \ k\Omega$ ,

 $I_{PLETH}$  = photodiode current pleth component,

 $I_{\text{AMB}}$  = photodiode current ambient component, and

 $I_{CANCEL}$  = the cancellation current DAC value (as estimated by the host processor).

(2)

SBAS601A - DECEMBER 2012-REVISED JANUARY 2013



www.ti.com

## **Receiver Control Signals**

**LED2 sample phase (S**<sub>LED2</sub>): When this signal is high, the amplifier output corresponds to the LED2 on-time. The amplifier output is filtered and sampled into capacitor  $C_{LED2}$ . To avoid settling effects resulting from the LED or cable, program  $S_{LED2}$  to start after the LED turns on. This settling delay is programmable.

**Ambient sample phase (S<sub>LED2\_amb</sub>):** When this signal is high, the amplifier output corresponds to the LED2 offtime and can be used to estimate the ambient signal (for the LED2 phase). The amplifier output is filtered and sampled into capacitor  $C_{LED2_amb}$ .

**LED1 sample phase (S**<sub>LED1</sub>): When this signal is high, the amplifier output corresponds to the LED1 on-time. The amplifier output is filtered and sampled into capacitor  $C_{LED1}$ . To avoid settling effects resulting from the LED or cable, program  $S_{LED1}$  to start after the LED turns on. This settling delay is programmable.

**Ambient sample phase (S**<sub>LED1\_amb</sub>): When this signal is high, the amplifier output corresponds to the LED1 offtime and can be used to estimate the ambient signal (for the LED1 phase). The amplifier output is filtered and sampled into capacitor  $C_{LED1_amb}$ .

**LED2 convert phase (CONV**<sub>LED2</sub>): When this signal is high, the voltage sampled on  $C_{LED2}$  is buffered and applied to the ADC for conversion. The conversion time duration is always 25% of the pulse repetition period. At the end of the conversion, the ADC provides a single digital code corresponding to the LED2 sample.

**Ambient convert phases (CONV**<sub>LED2\_amb</sub>, **CONV**<sub>LED1\_amb</sub>): When this signal is high, the voltage sampled on  $C_{LED2\_amb}$  (or  $C_{LED1\_amb}$ ) is buffered and applied to the ADC for conversion. The conversion time duration is always 25% of the pulse repetition period. At the end of the conversion, the ADC provides a single digital code corresponding to the ambient sample.

**LED1 convert phase (CONV**<sub>LED1</sub>): When this signal is high, the voltage sampled on  $C_{LED1}$  is buffered and applied to the ADC for conversion. The conversion time duration is always 25% of the pulse repetition period. At the end of the conversion, the ADC provides a single digital code corresponding to the LED1 sample.

## **Receiver Timing**

See Figure 15 for a timing diagram detailing the control signals related to the LED on-time, Rx sample time, and the ADC conversion times for each channel.

**PRODUCT PREVIEW** 

#### SBAS601A - DECEMBER 2012-REVISED JANUARY 2013



www.ti.com



NOTE: Relationship to the AFE4400 EVM is: LED1 = IR and LED2 = RED.

Figure 15. Rx Timing Diagram

SBAS601A - DECEMBER 2012 - REVISED JANUARY 2013

# **CLOCKING AND TIMING SIGNAL GENERATION**

The crystal oscillator generates a master clock signal using an external 8-MHz crystal. A divide-by-2 block converts the 8-MHz clock to 4 MHz, which is used by the AFE to operate the timer modules, ADC, and diagnostics. The 4-MHz clock is buffered and output from the AFE in order to clock an external microcontroller. The clocking functionality is shown in Figure 16.



## TIMER MODULE

See Figure 17 for a timing diagram detailing the various timing edges that are programmable using the timer module. The rising and falling edge positions of 11 signals can be controlled. The module uses a single 16-bit counter (running off of the 4-MHz clock) to set the time-base.

All timing signals are set with reference to the pulse repetition period (PRP). Therefore, a dedicated compare register compares the 16-bit counter value with the reference value specified in the PRF register. Every time that the 16-bit counter value is equal to the reference value in the PRF register, the counter is reset to '0'.

SBAS601A - DECEMBER 2012 - REVISED JANUARY 2013

ÈXAS **ISTRUMENTS** 

www.ti.com



NOTE: Programmable edges are shown in blue and red.

Figure 17. AFE Control Signals



#### SBAS601A - DECEMBER 2012-REVISED JANUARY 2013

For the 11 signals in Figure 15, the start and stop edge positions are programmable with respect to the PRF period. Each signal uses a separate timer compare module that compares the counter value with preprogrammed reference values for the start and stop edges. All reference values can be set using the SPI interface.

When the counter value equals the start reference value, the output signal is set. When the counter value equals the stop reference value, the output signal is reset. Figure 18 shows a diagram of the timer compare register. With a 4-MHz clock, the edge placement resolution is  $0.25 \,\mu$ s. The ADC conversion signal requires four pulses in each PRF clock period. The 11th timer compare register uses four sets of start and stop registers to control the ADC conversion signal.



**TIMER COMPARE register** 

Figure 18. Compare Register

The ADC conversion signal requires four pulses in each PRF clock period. Timer compare register 11 uses four sets of start and stop registers to control the ADC conversion signal, as shown in Figure 19.





AFE4400

**PRODUCT PREVIEW** 

#### www.ti.com

#### **Using the Timer Module**

The timer module registers can be used to program the start and end instants in units of 4-MHz clock cycles. These timing instants and the corresponding registers are listed in Table 2.

Note that the device does not restrict the values in these registers; thus, the start and end edges can be positioned anywhere within the pulse repetition period. Care must be taken by the user to program suitable values in these registers to avoid overlapping the signals and to make sure none of the edges exceed the value programmed in the PRP register. Writing the same value in the start and end registers results in a pulse duration of one clock cycle. The following steps describe the timer sequencing configuration:

- 1. With respect to the start of the PRP period (indicated by timing instant  $t_0$  in Figure 20), the following sequence of conversions must be followed in order: convert LED2  $\rightarrow$  LED2 ambient  $\rightarrow$  LED1  $\rightarrow$  LED1 ambient.
- 2. Also, starting from  $t_0$ , the sequence of sampling instants must be staggered with respect to the respective conversions as follows: sample LED2 ambient  $\rightarrow$  LED1  $\rightarrow$  LED1 ambient  $\rightarrow$  LED2.
- 3. Finally, align the edges for the two LED pulses with the respective sampling instants.

TIME INSTANT (See Figure 20 and Figure 21)	DESCRIPTION	CORRESPONDING REGISTER ADDRESS AND REGISTER BITS	EXAMPLE (Decimal)
to	Start of pulse repetition period	No register control	_
t <sub>1</sub>	Start of sample LED2 pulse	LED2STC[15:0], register 01h	4800
t <sub>2</sub>	End of sample LED2 pulse	LED2ENDC[15:0], register 02h	6399
t <sub>3</sub>	Start of LED2 pulse	LED2LEDSTC[15:0], register 03h	4800
t <sub>4</sub>	End of LED2 pulse	LED2LEDENDC[15:0], register 04h	6399
t <sub>5</sub>	Start of sample LED2 ambient pulse	ALED2STC[15:0], register 05h	0
t <sub>6</sub>	End of sample LED2 ambient pulse	ALED2ENDC[15:0], register 06h	1599
t <sub>7</sub>	Start of sample LED1 pulse	LED1STC[15:0], register 07h	1600
t <sub>8</sub>	End of sample LED1 pulse	LED1ENDC[15:0], register 08h	3199
t <sub>9</sub>	Start of LED1 pulse	LED1LEDSTC[15:0], register 09h	1600
t <sub>10</sub>	End of LED1 pulse	LED1LEDENDC[15:0], register 0Ah	3199
t <sub>11</sub>	Start of sample LED1 ambient pulse	ALED1STC[15:0], register 0Bh	3200
t <sub>12</sub>	End of sample LED1 ambient pulse	ALED1ENDC[15:0], register 0Ch	4799
t <sub>13</sub>	Start of convert LED2 pulse	LED2CONVST[15:0], register 0Dh	2
t <sub>14</sub>	End of convert LED2 pulse	LED2CONVEND[15:0], register 0Eh Must start one AFE clock cycle after the ADC reset pulse ends.	1599
t <sub>15</sub>	Start of convert LED2 ambient pulse	ALED2CONVST[15:0], register 0Fh Must start one AFE clock cycle after the ADC reset pulse ends.	1602
t <sub>16</sub>	End of convert LED2 ambient pulse	ALED2CONVEND[15:0], register 10h	3199
t <sub>17</sub>	Start of convert LED1 pulse	LED1CONVST[15:0], register 11h Must start one AFE clock cycle after the ADC reset pulse ends.	3202
t <sub>18</sub>	End of convert LED1 pulse	LED1CONVEND[15:0], register 12h	4799
t <sub>19</sub>	Start of convert LED1 ambient pulse	ALED1CONVST[15:0], register 13h Must start one AFE clock cycle after the ADC reset pulse ends.	4802
t <sub>20</sub>	End of convert LED1 ambient pulse	ALED1CONVEND[15:0], register 14h	6399
t <sub>21</sub>	Start of first ADC conversion reset pulse	ADCRSTCNT0[15:0], register 15h	0
t <sub>22</sub>	End of first ADC conversion reset pulse	ADCRSTENDCT0[15:0], register 16h	0
t <sub>23</sub>	Start of second ADC conversion reset pulse	ADCRSTSTCT1[15:0], register 17h	1600
t <sub>24</sub>	End of second ADC conversion reset pulse	ADCRSTENDCT1[15:0], register 18h	1600
t <sub>25</sub>	Start of third ADC conversion reset pulse	ADCRSTSTCT2[15:0], register 19h	3200
t <sub>26</sub>	End of third ADC conversion reset pulse	ADCRSTENDCT2[15:0], register 1Ah	3200
t <sub>27</sub>	Start of fourth ADC conversion reset pulse	ADCRSTSTCT3[15:0], register 1Bh	4800
t <sub>28</sub>	End of fourth ADC conversion reset pulse	ADCRSTENDCT3[15:0], register 1Ch	4800
t <sub>29</sub>	End of pulse repetition period	PRPCOUNT[15:0], register 1Dh	6399

## Table 2. Clock Edge Mapping to SPI Registers

SBAS601A - DECEMBER 2012 - REVISED JANUARY 2013



(1) RED = LED2, IR = LED1.

Figure 20. Programmable Clock Edges







(1) RED = LED2, IR = LED1.





SBAS601A - DECEMBER 2012 - REVISED JANUARY 2013

# ADC OPERATION AND AVERAGING MODULE

The ADC reset signal must be positioned at 25% intervals of the pulse repetition period (that is, 0%, 25%, 50%, and 75%). After the falling edge of the ADC reset signal, the ADC conversion phase starts. Each ADC conversion takes 50  $\mu$ s.

The ADC operates with averaging. The averaging module averages multiple ADC samples and reduce noise to improve dynamic range because the ADC conversion time is usually shorter than 25% of the pulse repetition period. Figure 22 shows a diagram of the averaging module.





## **Operation With Averaging**

In this mode, the ADC digital samples are accumulated and averaged after every 50 µs. At the next rising edge of the ADC reset signal, the average value (22-bit) is written into the output registers sequentially as follows (see Figure 23):

- At the 25% reset signal, the averaged 22-bit word is written to register 2Ah.
- At the 50% reset signal, the averaged 22-bit word is written to register 2Bh.
- At the 75% reset signal, the averaged 22-bit word is written to register 2Ch.
- At the next 0% reset signal, the averaged 22-bit word is written to register 2Dh. The contents of registers 2Ah and 2Bh are written to register 2Eh and the contents of registers 2Ch and 2Dh are written to register 2Fh.

At the rising edge of the ADC\_RDY signal, the contents of all six result registers can be read out.

The number of samples to be used per conversion phase is preset to 3.





NOTE: This example shows data 3 averages.

Figure 23. ADC Data with Averaging

SBAS601A - DECEMBER 2012 - REVISED JANUARY 2013

www.ti.com

# **RECEIVER SUBSYSTEM POWER PATH**

The block diagram in Figure 24 shows the AFE4400 Rx subsystem power routing.



Figure 24. Receive Subsystem Power Routing



AFE4400

#### www.ti.com

## TRANSMIT SECTION

The transmit section integrates the LED driver and the LED current control section with 8-bit resolution. This integration is designed to meet a dynamic range of better than 105 dB (based on a 1-sigma LED current noise).

The LED2 and LED1 reference currents can be independently set. The current source ( $I_{LED}$ ) locally regulates and ensures that the actual LED current tracks the specified reference.

Two LED driver schemes are supported:

- An H-bridge drive for a two-terminal back-to-back LED package, as shown in Figure 25. The minimum Hbridge supply voltage must be 2.5 V + (maximum voltage drop across the LED).
- A push-pull drive for a three-terminal LED package; see Figure 26. The minimum external supply voltage = 2.0 V + (maximum voltage drop across the LED) + (voltage drop across R<sub>SC</sub>.)



NOTE: The R<sub>SC</sub> resistance value must be selected by the user to consider the LED maximum allowable current and LED temperature limit.

Figure 25. Transmit: H-Bridge Drive

TEXAS INSTRUMENTS

SBAS601A - DECEMBER 2012 - REVISED JANUARY 2013



NOTE: The R<sub>SC</sub> resistance value must be selected by the user to consider the LED maximum allowable current and LED temperature limit.

## Figure 26. Transmit: Push-Pull LED Drive for Common Anode LED Configuration

**PRODUCT PREVIEW** 

TEXAS INSTRUMENTS

www.ti.com

SBAS601A - DECEMBER 2012-REVISED JANUARY 2013

## Transmitter Power Path

The block diagram in Figure 27 shows the AFE4400 Tx subsystem power routing.



Figure 27. Transmit Subsystem Power Routing

## LED Power Reduction During Periods of Inactivity

The diagram in Figure 28 shows how LED bias current passes 50 µA whenever LED\_ON occurs. In order to minimize power consumption in periods of inactivity, the LED\_ON control must be turned off.



Figure 28. LED Bias Current

# DIAGNOSTICS

The device includes diagnostics to detect open or short conditions of the LED and photosensor, LED current profile feedback, and cable on or off detection.

## Photodiode-Side Fault Detection

Figure 29 shows the diagnostic for the photodiode-side fault detection.







AFE4400

#### www.ti.com

#### **Transmitter-Side Fault Detection**

Figure 30 shows the diagnostic for the transmitter-side fault detection.



#### Figure 30. Transmitter Diagnostic

#### **Diagnostics Module**

The diagnostics module, when enabled, checks for nine types of faults sequentially. The results of all faults are latched in 11 separate flags. At the end of the sequence, the state of the 11 flags are combined to generate two interrupt signals: PD\_ALM for photodiode-related faults and LED\_ALM for transmit-related faults. The status of all flags can also be read using the SPI interface. Table 3 details each fault and flag used.





## Table 3. Fault and Flag Diagnostics<sup>(1)</sup>

					T						T		T	T	T	
MODULE	SEQ.	FAULT	TEST AND COMPARE	DESCRIPTION	THRES HOLDS	V1 FLAG1	V1 FLAG2	V1 FLAG3	V1 FLAG4	V2 FLAG5	V3 FLAG6	V1 FLAG7	V1 FLAG8	V2 FLAG9	V3 FLAG10	V3 FLAG11
	<u> </u>	No fault	_		-	0	0	0	0	0	0	0	0	0	0	0
				Rx off		1	•	Ŭ			Ŭ	Ŭ	Ū			
				Tx on (SW1 and SW3 on)		1										
		Rx INP cable shorted	Pull-down A and	Pull-down A with 10-kΩ resistor		1										
PD	1	to LED cable	compare	Compare A with V1		1										
				(A > V1) implies that A is shorted to the LED cable	V1 = 2.5 V	1										
		Rx INM cable shorted to LED cable	Pull-down B and compare	Rx off			1									
				Tx on (SW1 and SW3 on)			1									
PD	2			Pull-down B with 10-kΩ resistor			1									
PD	2			Compare B with V1			1									
				(B > V1) implies that B is shorted to the LED cable	V1 = 2.5 V		1									
		Rx INP cable shorted to GND cable	Connect A to supply and compare	Rx and Tx off, pull A with 10-k $\Omega$ resistor to supply				1								
PD	3			Compare A with V1				1								
				(A < V1) implies that A is shorted to GND	V1 = 2.5 V			1								
		Rx INM cable shorted to GND cable	Connect B to supply and compare	Rx and Tx off, pull B with 10-k $\Omega$ resistor to supply					1							
PD	4			Compare B with V1					1							
				(B < V1) implies that B is shorted to GND	V1 = 2.5 V				1							
		PD open or shorted	Connect a 1-µA current source at A, connect B to supply with a 10-kΩ resistor, and compare	Rx and Tx off, compare lower node A with V2 and V3						1	1					
PD	5			(A > V2) implies that PD is shorted	V2 = 5 V - 0.25 V					1	1					
				(A < V3) implies that PD is open	V3 = 0.25 V						1					

(1) Resistances below 10 k $\Omega$  are considered to be shorted.

## TEXAS INSTRUMENTS

www.ti.com

#### SBAS601A-DECEMBER 2012-REVISED JANUARY 2013

Table 3. Fault and Flag Diagnostics <sup>(1)</sup>	(continued)
--	-------------

· · · · · ·				1			-	-	r	-			r			
			TEST AND		THRES	V1	V1	V1	V1	V2	V3	V1	V1	V2	V3	V3
MODULE	SEQ.	FAULT	COMPARE	DESCRIPTION	HOLDS	FLAG1	FLAG2	FLAG3	FLAG4	FLAG5	FLAG6	FLAG7	FLAG8	FLAG9	FLAG10	FLAG11
LED				Rx and Tx off								1				
	6	Tx OUTM line shorted	Connect node C to supply and compare	Pull C with 10-k $\Omega$ resistor to supply								1				
LED	0	to GND cable		Compare C with V1								1				
				(C < V1) implies that C is shorted to GND	V1 = 2.5 V							1				
		Tx OUTP line shorted to GND cable	Connect node D to supply and compare	Rx and Tx off									1			
LED	7			Pull D with 10-kΩ resistor to supply	V1 = 2.5 V								1			
	/			Compare D with V1									1			
				(D < V1) implies that D is shorted to GND									1			
		LED open or shorted	Turn on Tx and compare	Tx current source on, turn on S3 and S4										1	1	
				Compare lower node C with V2 and V3										1	1	
LED	8			(C > V2) implies that LED is shorted	V2 = 5 V - 0.25 V									1	1	
				(C < V3) implies that LED2 is open	V3 = 0.25 V										1	
		LED open or shorted	Turn on Tx and compare	Tx current source on, turn on S1 and S2												1
LED	9			Compare lower node D with V3												1
				(D < V3) implies that LED1 is open	V3 = 0.25 V											1

# **PRODUCT PREVIEW**

# AFE4400

TEXAS INSTRUMENTS

#### SBAS601A - DECEMBER 2012 - REVISED JANUARY 2013

www.ti.com

Figure 31 shows the timing for the diagnostic function.



Figure 31. Diagnostic Timing Diagram

By default, the diagnostic function takes  $t_{DIAG} = 8$  ms to complete.

36 Submit Documentation Feedback


AFE4400

#### SERIAL PROGRAMMING INTERFACE

The SPI-compatible serial interface consists of four signals: SCLK (serial clock), SPISOMI (serial interface data output), SPISIMO (serial interface data input), and SPISTE (serial interface enable).

The serial clock (SCLK) is the serial peripheral interface (SPI) serial clock. SCLK shifts in commands and shifts out data from the device. SCLK features a Schmitt-triggered input and clocks data out on the SPISOMI. Data are clocked in on the SPISIMO pin. Even though the input has hysteresis, TI recommends keeping SCLK as clean as possible to prevent glitches from accidentally shifting the data. If SCLK is held low for TBD ms, the serial interface resets and the next SCLK pulse starts a new communication cycle. This timeout feature can be used to recover communication when a serial interface transmission is interrupted. When the serial interface is idle, hold SCLK low.

The SPI serial out master in (SPISOMI) pin is used with SCLK to clock out the AFE4400 data. The SPI serial in master out (SPISIMO) pin is used with SCLK to clock in data to the AFE4400. The SPI serial interface enable (SPISTE) pin enables the serial interface to clock data on the SPISIMO pin in to the device.

#### **READING AND WRITING DATA**

The device has a set of internal registers that can be accessed by the serial programming interface formed by the SPISTE, SCLK, SPISIMO, and SPISOMI pins.

#### Writing Data

When SPISTE is low,

- Serially shifting bits into the device is enabled.
- Serial data (on the SPISIMO pin) are latched at every SCLK rising edge.
- The serial data are loaded into the register at every 32nd SCLK rising edge.

In case the word length exceeds a multiple of 32 bits, the excess bits are ignored. Data can be loaded in multiples of 32-bit words within a single active SPISTE pulse. The first eight bits form the register address and the remaining 24 bits form the register data. Figure 32 shows a diagram of the write timing.

SPI STE					
SPI SIMO	_	(A7)(A6)(A1)(A0)(	D23 D22 D17 D16	D15 D14 D9 D8	D7 D6 D1 D0
SPI CLK					
$\langle \rangle$	Don't c	are, can be high or low			

## Figure 32. AFE SPI Write Timing Diagram

## **Reading Data**

SBAS601A-DECEMBER 2012-REVISED JANUARY 2013

The AFE4400 includes a mode where the contents of the internal registers can be read back on the SPISOMI pin. This mode may be useful as a diagnostic check to verify the serial interface communication between the external controller and the AFE. To enable this mode, first set the SPI\_READ register bit using the SPI write command, as described in the *Writing Data* section. In the next command, specify the SPI register address with the desired content to be read. Within the same SPI command sequence, the AFE outputs the contents of the specified register on the SPISOMI pin. Figure 33 shows a timing diagram for the SPI read operation.



- (2) Specify the register address of the content that must be readback on bits A[7:0].
- (3) The AFE outputs the contents of the specified register on the SPISOMI pin.

## Figure 33. AFE SPI Read Timing Diagram

## **Register Initialization**

After power-up, the internal registers **must** be initialized to the default values. This initialization can be done in one of two ways:

- Through a hardware reset by applying a low-going pulse on the RESET pin, or
- By applying a software reset. Using the serial interface, set SW\_RESET (bit D3 in register 00h) high. This setting initializes the internal registers to the default values and then self-resets to '0'. In this case, the RESET pin is kept high (inactive).

## AFE SPI Interface Design Considerations

Note that when the AFE4400 is deselected, the SPISOMI, CLKOUT, ADC\_RDY, PD\_ALM, LED\_ALM, and DIAG\_END digital output pins do not enter a 3-state mode. This condition, therefore, must be taken into account when connecting multiple devices to the SPI port and for power-management considerations.

# AFE REGISTER MAP

The AFE consists of a set of registers that can be used to configure it, such as receiver timings, I-V amplifier settings, transmit LED currents, and so forth. The registers and their contents are listed in Table 4. These registers can be accessed using the AFE SPI interface.

**PRODUCT PREVIEW** 

#### TEXAS INSTRUMENTS

www.ti.com

#### SBAS601A-DECEMBER 2012-REVISED JANUARY 2013

# Table 4. AFE Register Map

	ADD	RESS												REGIST	ER DAT	4										
NAME	Hex	Dec	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
CONTROL0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SW_RST	DIAG_EN	TIM_COUNT_RST	SPI_READ
LED2STC	01	1	0	0	0	0	0	0	0	0			1			1	1	LED2S	TC[15:0]	I	I	1	1			
LED2ENDC	02	2	0	0	0	0	0	0	0	0								LED2EN	IDC[15:0]							
LED2LEDSTC	03	3	0	0	0	0	0	0	0	0							L	ED2LED	STC[15:	0]						
LED2LEDENDC	04	4	0	0	0	0	0	0	0	0							L	ED2LEDI	ENDC[15	:0]						-
ALED2STC	05	5	0	0	0	0	0	0	0	0								ALED25	STC[15:0]							
ALED2ENDC	06	6	0	0	0	0	0	0	0	0								ALED2E	NDC[15:0	)]						
LED1STC	07	7	0	0	0	0	0	0	0	0								LED1S	TC[15:0]							
LED1ENDC	08	8	0	0	0	0	0	0	0	0									IDC[15:0]							
LED1LEDSTC	09	9	0	0	0	0	0	0	0	0									STC[15:							-
LED1LEDENDC	0A	10	0	0	0	0	0	0	0	0									ENDC[15							
ALED1STC	0B	11	0	0	0	0	0	0	0	0									STC[15:0]							
ALED1ENDC	0C	12	0	0	0	0	0	0	0	0								ALED1E	NDC[15:0	)]						
LED2CONVST	0D	13	0	0	0	0	0	0	0	0							L	ED2CON	VST[15:	0]						
LED2CONVST	0E	14	0	0	0	0	0	0	0	0							LE	D2CON	VEND[15	:0]						
ALED2CONVST	0F	15	0	0	0	0	0	0	0	0									NVST[15							
ALED2CONVEND	10	16	0	0	0	0	0	0	0	0									VEND[1							
LED1CONVST	11	17	0	0	0	0	0	0	0	0									VST[15:							
LED1CONVEND	12	18	0	0	0	0	0	0	0	0							LE	D1CON	VEND[15	:0]						-
ALED1CONVST	13	19	0	0	0	0	0	0	0	0							A	LED1CO	NVST[15	:0]						
ALED1CONVEND	14	20	0	0	0	0	0	0	0	0							AL	ED1CON	VEND[1	5:0]						
ADCRSTCNT0	15	21	0	0	0	0	0	0	0	0								ADCRST	CT0[15:0	)]						
ADCRSTENDCT0	16	22	0	0	0	0	0	0	0	0									DCT0[15:							
ADCRSTSTCT1	17	23	0	0	0	0	0	0	0	0									CT1[15:0							
ADCRSTENDCT1	18	24	0	0	0	0	0	0	0	0									- DCT1[15:							
ADCRSTSTCT2	19	25	0	0	0	0	0	0	0	0									CT2[15:0							
ADCRSTENDCT2	1A	26	0	0	0	0	0	0	0	0							A	DCREN	DCT2[15:	0]						
ADCRSTSTCT3	1B	27	0	0	0	0	0	0	0	0									CT3[15:0	-						
ADCRSTENDCT3	1C	28	0	0	0	0	0	0	0	0									DCT3[15:							
PRPCOUNT	1D	29	0	0	0	0	0	0	0	0									T[15:0]							
CONTROL1	1E	30	0	0	0	0	0	0	0	0	0	0	0	0	CLF	Kalmpin	<b>I</b> [2:0]	TIMEREN	0	0	0	0	0	0	1	0
SPARE1	1F	31	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
TIAGAIN	20	32	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Copyright © 2012–2013, Texas Instruments Incorporated



#### SBAS601A - DECEMBER 2012 - REVISED JANUARY 2013

Table 4. AFE Register Map (continued)

	ADD	RESS												REGISTI	ER DATA	4										·,
NAME	Hex	Dec	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
TIA_AMB_GAIN	21	33	0	0	0	0		AMBD	AC[3:0]		0	0	0	0	0	0	0	0		С	F_LED[4	:0]		R	F_LED[2	2:0]
LEDCNTRL	22	34	0	0	0	0	0	0	LEDCUROFF	1				LED:	2[7:0]							LED	1[7:0]			
CONTROL2	23	35	0	0	0	0	0	0	1	0	0	0	0	0	TXBRGMOD	0	XTALDIS	1	0	0	0	0	0	PDNTX	PDNRX	PDNAFE
SPARE2	24	36	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SPARE3	25	37	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SPARE4	26	38	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RESERVED1	27	39	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RESERVED2	28	40	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ALARM	29	41	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	ALMPINCLKEN	0	0	0	0	0	0	0
LED2VAL	2A	42					1						1	LED2V	AL[23:0]											-
ALED2VAL	2B	43												ALED2\	/AL[23:0]											
LED1VAL	2C	44												LED1V	AL[23:0]											
ALED1VAL	2D	45												ALED1V	/AL[23:0]											
LED2-ALED2VAL	2E	46											LE	D2-ALE	D2VAL[2	3:0]										
LED1-ALED1VAL	2F	47											LE	D1-ALE	D1VAL[2	3:0]										
DIAG	30	48	0	0	0	0	0	0	0	0	0	0	0	LED_ALM	PD_ALM	LED10PEN	LED20PEN	LEDSC	OUTPSHGND	OUTNSHGND	PDOC	PDSC	INNSCGND	INPSCGND	INNSCLED	INPSCLED

SBAS601A-DECEMBER 2012-REVISED JANUARY 2013

#### www.ti.com

## AFE REGISTER DESCRIPTION

		CONTRO	JLU: Con	trol Regi	ster U (A	aaress =	oon, Res	set value	= 0000n)		
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	0	0	0	0	0	0
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0	SW_RST	DIAG_EN	TIM_ COUNT_ RST	SPI_ READ

CONTROL0: Control Register 0 (Address = 00h, Reset Value = 0000h)

This register is used for AFE software and count timer reset, diagnostics enable, and SPI read functions.

Bits D[2	3:4]	Must be	e '0'								
Bit D3		SW_RS	T: Softwa	are reset							
			•	fault after et applied;	,	l internal	registers to	o the defa	ult values	and self-	clears
Bit D2		DIAG_E	N: Diagn	ostic ena	able						
		1 = Diag At the e	nostic mond of the	sequence	abled and e, all fault	status are	nostics sec e stored in it self-clea	the DIAG			set.
Bit D1		TIM_CN	T_RST: T	Timer cou	unter res	et					
					reset, rec eset state	•	normal tim	ner operat	ion (defau	ult after re	set)
Bit D0		SPI RE	AD: SPI r	ead							
			read is di read is ei	•	efault afte	er reset)					
	LED2S	STC: Sam	ple LED2	2 Start Co	ount Regi	ister (Add	dress = 01	lh, Reset	Value =	0000h)	
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	0	0		LED2ST	C[15:0]	
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

LED2STC[15:0]

This register sets the start timing value for the LED2 signal sample.

Bits D[23:16] Must be '0'

## Bits D[15:0] LED2STC[15:0]: Sample LED2 start count

The contents of this register can be used to position the start of the sample LED2 signal with respect to the pulse repetition period (PRP), as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.

0 = 0000h

1 = PRP value

TEXAS INSTRUMENTS

www.ti.com

SBAS601A - DECEMBER 2012 - REVISED JANUARY 2013

	LED2E	NDC: Sa	mple LEC	2 End Co	ount Reg	ister (Ad	dress = 0	2h, Rese	t Value =	0000h)			
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12		
0	0	0	0	0	0	0	0		LED2ENDC[15:0]				
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		
					LED2EN	DC[15:0]							

This register sets the end timing value for the LED2 signal sample.

Bits D[23:16] Must be '0'

## Bits D[15:0] LED2ENDC[15:0]: Sample LED2 end count

The contents of this register can be used to position the end of the sample LED2 signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details. 0 = 0000h

1 = PRP value

## LED2LEDSTC: LED2 LED Start Count Register (Address = 03h, Reset Value = 0000h)

D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	0	0		LED2LED	STC[15:0]	
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	DIU	D9	Do	UI	-	STC[15:0]	D4	03	DZ	Ы	DU

This register sets the start timing value for when the LED2 signal turns on.

Bits D[23:16]	Must be '0'
---------------	-------------

Bits D[15:0] LED2LEDSTC[15:0]: LED2 start count

The contents of this register can be used to position the start of the LED2 with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details. 0 = 0000h

1 = PRP value

	LED2LE	DENDC:	LED2 LE	D End C	ount Reg	jister (Ad	dress = (	)4h, Rese	et Value =	= 0000h)	
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	0	0		LED2LEDE	ENDC[15:0]	
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
					LED2LEDE	ENDC[15:0]					

This register sets the end timing value for when the LED2 signal turns off.

## Bits D[23:16] Must be '0'

Bits D[15:0] LED2LEDENDC[15:0]: LED2 end count

The contents of this register can be used to position the end of the LED2 signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details. 0 = 0000h

1 = PRP value

**PRODUCT PREVIEW** 

www.ti.com

SBAS601A-DECEMBER 2012-REVISED JANUARY 2013

AL	ED2STC:	Sample	Ambient	LED2 Sta	art Count	Register	(Addres	s = 05h, I	Reset Val	lue = 000	0h)				
D23															
0	0	0 0 0 0 0 0 0 0 ALED2STC[15:0]													
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0				
					ALED2S	TC[15:0]									

This register sets the start timing value for the ambient LED2 signal sample.

Bits D[23:16] Must be '0'

# Bits D[15:0] ALED2STC[15:0]: Sample ambient LED2 start count

The contents of this register can be used to position the start of the sample ambient LED2 signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.

0 = 0000h

1 = PRP value

## ALED2ENDC: Sample Ambient LED2 End Count Register (Address = 06h, Reset Value = 0000h)

		•					•				,
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	0	0		ALED2EN	NDC[15:0]	
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
					ALED2E	NDC[15:0]					

This register sets the end timing value for the ambient LED2 signal sample.

Bits D[23:16] Must be '0'

## Bits D[15:0] ALED2ENDC[15:0]: Sample ambient LED2 end count

The contents of this register can be used to position the end of the sample ambient LED2 signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.

- 0 = 0000h
- 1 = PRP value

# LED1STC: Sample LED1 Start Count Register (Address = 07h, Reset Value = 0000h)

	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
	0	0	0	0	0	0	0	0		LED1S	FC[15:0]	
_	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
						LED1S	TC[15:0]					

This register sets the start timing value for the LED1 signal sample.

## Bits D[23:17] Must be '0'

#### Bits D[16:0] LED1STC[15:0]: Sample LED1 start count

The contents of this register can be used to position the start of the sample LED1 signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.

- 0 = 0000h
- 1 = PRP value



	LED1ENDC: Sample LED1 End Count (Address = 08h, Reset Value = 0000h)												
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12		
0	0	0	0	0	0	0	0		LED1EN	DC[15:0]			
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		
					LED1EN	IDC[15:0]							

This register sets the end timing value for the LED1 signal sample.

#### Bits D[23:17] Must be '0'

#### Bits D[16:0] LED1ENDC[15:0]: Sample LED1 end count

The contents of this register can be used to position the end of the sample LED1 signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of

4-MHz clock cycles. Refer to the *Using the Timer Module* section for details. 0 = 0000h

1 = PRP value

#### LED1LEDSTC: LED1 LED Start Count Register (Address = 09h, Reset Value = 0000h)

D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	
0	0	0	0	0	0	0	0		LED1LEDSTC[15:0]			
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
LED1LEDSTC[15:0]												

This register sets the start timing value for when the LED1 signal turns on.

#### Bits D[23:16] Must be '0'

Bits D[15:0] LED1LEDSTC[15:0]: LED1 start count

The contents of this register can be used to position the start of the LED1 signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details. 0 = 0000h

1 = PRP value

#### LED1LEDENDC: LED1 LED End Count Register (Address = 0Ah, Reset Value = 0000h)

D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	
0	0	0	0	0	0	0	0		LED1LEDENDC[15:0]			
D11	D10	D9	D8	D7	D6 LED1LEDE	D5 ENDC[15:0]	D4	D3	D2	D1	D0	

This register sets the end timing value for when the LED1 signal turns off.

#### Bits D[23:16] Must be '0'

#### Bits D[15:0] LED1LEDENDC[15:0]: LED1 end count

The contents of this register can be used to position the end of the LED1 signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details. 0 = 0000h1 = PRP value

**PRODUCT PREVIEW** 

AL	ALED1STC: Sample Ambient LED1 Start Count Register (Address = 0Bh, Reset Value = 0000h)												
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12		
0	0	0	0	0	0	0	0		ALED1S	STC[15:0]			
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		
					ALED1S	STC[15:0]							

This register sets the start timing value for the ambient LED1 signal sample.

#### Bits D[23:16] Must be '0'

#### Bits D[15:0] ALED1STC[15:0]: Sample ambient LED1 start count

The contents of this register can be used to position the start of the sample ambient LED1 signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details. 0 = 0000h

1 = PRP value

## ALED1ENDC: Sample Ambient LED1 End Count Register (Address = 0Ch, Reset Value = 0000h)

D23	D22	D21	D20	D19	D18	D17	D16	D15	D14 D13 D12				
0	0	0	0	0	0	0	0		ALED1ENDC[15:0]				
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		
	ALED1ENDC[15:0]												

This register sets the end timing value for the ambient LED1 signal sample.

#### Bits D[23:16] Must be '0'

#### Bits D[15:0] ALED1ENDC[15:0]: Sample ambient LED1 end count

The contents of this register can be used to position the end of the sample ambient LED1 signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.

0 = 0000h

1 = PRP value

#### LED2CONVST: LED2 Convert Start Count Register (Address = 0Dh, Reset Value = 0000h)

D23	D22	D21	D20	D19	D18	D17	D16	D15	D14 D13 D				
0	0	0	0	0	0	0	0		LED2CONVST[15:0]				
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		
LED2CONVST[15:0]													

This register sets the start timing value for the LED2 conversion.

#### Bits D[23:16] Must be '0'

#### Bits D[15:0] LED2CONVST[15:0]: LED2 convert start count

The contents of this register can be used to position the start of the LED2 conversion signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details. 0 = 0000h

1 = PRP value

LED2CONVST: LED2 Convert End Count Register (Address = 0Eh, Reset Value = 0000h)												
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	
0	0	0	0	0	0	0	0		LED2CON	IVST[15:0]		
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
					LED2CON	VST[15:0]						

This register sets the end timing value for the LED2 conversion.

#### Bits D[23:16] Must be '0'

#### Bits D[15:0] LED2CONVST[15:0]: LED2 convert end count

The contents of this register can be used to position the end of the LED2 conversion signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the Using the Timer Module section for details. 0 = 0000h

1 = PRP value

#### ALED2CONVST: LED2 Ambient Convert Start Count Register (Address = 0Fh, Reset Value = 0000h)

						-	-				-	
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	
0	0	0	0	0	0	0	0		ALED2CONVST[15:0]			
	<b>D</b> / A		5.0									
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
	ALED2CONVST[15:0]											

This register sets the start timing value for the ambient LED2 conversion.

Bits D[23:16] Must be '0'

Bits D[15:0] ALED2CONVST[15:0]: LED2 ambient convert start count

> The contents of this register can be used to position the start of the LED2 ambient conversion signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the Using the Timer Module section for details.

- 0 = 0000h
- 1 = PRP value

D23	D22	D21	D20	D19	D18	D17	D16	D15	D14 D13 D12				
0	0	0	0	0	0	0	0		ALED2CONVEND[15:0]				
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		
ALED2CONVEND[15:0]													

This register sets the end timing value for the ambient LED2 conversion.

Bits D[23:16]	Must be '0'
Bits D[15:0]	ALED2CONVEND[15:0]: LED2 ambient convert end count
	The contents of this register can be used to position the end of the LED2 ambient conversion signal with respect to the PRP. The count is specified as the number of 4-MHz clock cycles. Refer to the <i>Using the Timer Module</i> section for details. 0 = 0000h 1 = PRP value

	LED1CO	NVST: LE	ED1 Conv	ert Start	Count Re	egister (A	ddress =	: 11h, Re	set Value	= 0000h)	)
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	0	0		LED1CON	IVST[15:0]	
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
					LED1CON	VST[15:0]					

This register sets the start timing value for the LED1 conversion.

#### Bits D[23:16] Must be '0'

#### Bits D[15:0] LED1CONVST[15:0]: LED1 convert start count

The contents of this register can be used to position the start of the LED1 conversion signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details. 0 = 0000h

1 = PRP value

#### LED1CONVEND: LED1 Convert End Count Register (Address = 12h, Reset Value = 0000h)

D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	0	0		LED1CON	VEND[15:0]	
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
					LED1CON	VEND[15:0]					

This register sets the end timing value for the LED1 conversion.

Bits D[23:16] Must be '0'

## Bits D[15:0] LED1CONVEND[15:0]: LED1 convert end count

The contents of this register can be used to position the end of the LED1 conversion signal with respect to the PRP. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.

- 0 = 0000h
- 1 = PRP value

## ALED1CONVST: LED1 Ambient Convert Start Count Register (Address = 13h, Reset Value = 0000h)

D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	0	0		ALED1CO	NVST[15:0]	
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
ALED1CONVST[15:0]											

This register sets the start timing value for the ambient LED1 conversion.

#### Bits D[23:16] Must be '0'

## Bits D[15:0] ALED1CONVST[15:0]: LED1 ambient convert start count

The contents of this register can be used to position the start of the LED1 ambient conversion signal with respect to the PRP, as specified in the PRPCOUNT register. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details.

- 0 = 0000h
- 1 = PRP value

SBAS601A - DECEMBER 2012 - REVISED JANUARY 2013



www.ti.com

ALED	1CONVE	ND: LED1	Ambien	t Conver	t End Co	unt Regis	ster (Add	ress = 14	h, Reset	Value = 0	)000h)
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	0	0		ALED1CON	IVEND[15:0]	J
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
					ALED1CON	IVEND[15:0]	]				

This register sets the end timing value for the ambient LED1 conversion.

## Bits D[23:16] Must be '0'

## Bits D[15:0] ALED1CONVEND[15:0]: LED1 ambient convert end count

The contents of this register can be used to position the end of the LED1 ambient conversion signal with respect to the PRP. The count is specified as the number of 4-MHz clock cycles. Refer to the *Using the Timer Module* section for details. 0 = 0000h

1 = PRP value

## ADCRSTCNT0: ADC Reset 0 Start Count Register (Address = 15h, Reset Value = 0000h)

						•		-			
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	0	0		ADCRSTO	CNT0[15:0]	
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	ADCR										

This register sets the start position of the ADC0 reset conversion signal.

## Bits D[23:16] Must be '0'

# Bits D[15:0] ADCRSTCNT0[15:0]: ADC RESET 0 start count

The contents of this register can be used to position the start of the ADC reset conversion signal (default value after reset is 0000h). Refer to the *Using the Timer Module* section for details.

					••••	•9.010. ( <i>i</i>		,	oot raid		·/
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	0	0		ADCRSTEN	NDCT0[15:0]	]
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	010	Da	00		-	-		03	DZ		00
					ADCRSTEN	NDCT0[15:0]					

ADCRSTENDCT0: ADC Reset 0 End Count Register (Address = 16h, Reset Value = 0000h)

This register sets the end position of the ADC0 reset conversion signal.

## Bits D[23:16] Must be '0'

# Bits D[15:0] ADCRSTENDCT0[15:0]: ADC RESET 0 end count

The contents of this register can be used to position the end of the ADC reset conversion signal (default value after reset is 0000h). Refer to the *Using the Timer Module* section for details.

SBAS601A-DECEMBER 2012-REVISED JANUARY 2013

	ADCRST	STCT1: A	DC Rese	t 1 Start	Count Re	egister (A	ddress =	17h, Re	set Value	= 0000h)	)
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	0	0		ADCRSTS	TCT1[15:0]	
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
					ADCRSTS	TCT1[15:0]					

This register sets the start position of the ADC1 reset conversion signal.

Bits D[23:16] Must be '0'

# Bits D[15:0] ADCRSTSTCT1[15:0]: ADC RESET 1 start count

The contents of this register can be used to position the start of the ADC reset conversion. Refer to the *Using the Timer Module* section for details.

#### ADCRSTENDCT1: ADC Reset 1 End Count Register (Address = 18h, Reset Value = 0000h)

D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	0	0		ADCRSTEN	IDCT1[15:0]	]
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
ADCRSTENDCT1[15:0]											

This register sets the end position of the ADC1 reset conversion signal.

## Bits D[23:16] Must be '0'

# Bits D[15:0] ADCRSTENDCT1[15:0]: ADC RESET 1 end count

The contents of this register can be used to position the end of the ADC reset conversion. Refer to the *Using the Timer Module* section for details.

ADCRSTSTCT2: ADC Reset 2 Start Count Register (Address = 19h, Reset Value = 0000h)
--

D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	0	0		ADCRSTS	TCT2[15:0]	
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	ADCRST										

This register sets the start position of the ADC2 reset conversion signal.

## Bits D[23:16] Must be '0'

# Bits D[15:0] ADCRSTSTCT2[15:0]: ADC RESET 2 start count

The contents of this register can be used to position the start of the ADC reset conversion. Refer to the *Using the Timer Module* section for details.

SBAS601A - DECEMBER 2012-REVISED JANUARY 2013

A	ADCRSTENDCT2: ADC Reset 2 End Count Register (Address = 1Ah, Reset Value = 0000h)												
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12		
0	0	0	0	0	0	0	0		ADCRSTEN	IDCT2[15:0]			
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		
					ADCRSTEN	IDCT2[15:0]							

This register sets the end position of the ADC2 reset conversion signal.

Bits D[23:16] Must be '0'

# Bits D[15:0] ADCRSTENDCT2[15:0]: ADC RESET 2 end count

The contents of this register can be used to position the end of the ADC reset conversion. Refer to the *Using the Timer Module* section for details.

## ADCRSTSTCT3: ADC Reset 3 Start Count Register (Address = 1Bh, Reset Value = 0000h)

D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	0	0		ADCRSTS	TCT3[15:0]	
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	ADCRSTSTCT3[15:0]										

This register sets the start position of the ADC3 reset conversion signal.

# Bits D[23:16] Must be '0'

# Bits D[15:0] ADCRSTSTCT3[15:0]: ADC RESET 3 start count

The contents of this register can be used to position the start of the ADC reset conversion. Refer to the *Using the Timer Module* section for details.

## ADCRSTENDCT3: ADC Reset 3 End Count Register (Address = 1Ch, Reset Value = 0000h)

Dee	Dee	Dat	Dee	<b>D</b> 4 0	<b>B</b> 4 6		D ( A	, D ( 5	544	<b>D</b> 40	,
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	0	0		ADCRSTEN	NDCT3[15:0	]
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	DIO	03	DO			-		05	02	ы	DU
					ADCRSTEN	IDCT3[15:0]					

This register sets the end position of the ADC3 reset conversion signal.

# Bits D[23:16] Must be '0'

# Bits D[15:0] ADCRSTENDCT3[15:0]: ADC RESET 3 end count

The contents of this register can be used to position the end of the ADC reset conversion signal (default value after reset is 0000h). Refer to the *Using the Timer Module* section for details.

SBAS601A-DECEMBER 2012-REVISED JANUARY 2013

P	RPCOUN	IT: Pulse	Repetitio	n Period	Count R	egister (/	Address :	= 1Dh, R	eset Valu	e = 0000ł	ר)
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	0	0		PRPCOL	JNT[15:0]	
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
					PRPCOL	JNT[15:0]					

This register sets the device pulse repetition period count.

Bits D[23:16] Must be '0'

# Bits D[15:0] PRPCOUNT[15:0]: Pulse repetition period count

The contents of this register can be used to set the pulse repetition period (in number of clock cycles of the 4-MHz clock).

		COMIN		i oi ixegi		uiess –		et value	- 000011)		
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	0	0	0	0	0	0
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	_KALMPIN[2	-	TIMEREN	0	0	0	0	0	0	1	0

# CONTROL1: Control Register 1 (Address = 1Eh, Reset Value = 0000h)

This register configures the clock alarm pin and timer.

Bits	D[23:12]	Must	be '0'
	-[]		

# Bits D[11:9] CLKALMPIN[2:0]: Clocks on ALM pins

Internal clocks can be brought to the PD\_ALM and LED\_ALM pins for monitoring. Note that the CLKALMPIN[2:0] register bits must be set before using this register bit. Table 5 defines the settings for the two alarm pins.

## Bit D8 TIMEREN: Timer enable

0 = Timer module is disabled and all internal clocks are off (default after reset) 1 = Timer module is enabled

Bits D[7:2]Must be '0'Bit D1Must be '1'Bit D0Must be '0'

#### Table 5. PD\_ALM and LED\_ALM Pin Settings

CLKALMPIN[2:0]	PD_ALM PIN SIGNAL	LED_ALM PIN SIGNAL
000	Sample LED2	Sample LED1
001	LED2 pulse	LED1 pulse
010	Sample LED2	Sample LED1 pulse
011	LED2 convert	LED1 convert
100	LED2 ambient	LED1 ambient
101	No output	No output
110	No output	No output
111	No output	No output

www.ti.com

SBAS601A - DECEMBER 2012 - REVISED JANUARY 2013

	SPAF	RE1: SPA	RE1 Reg	ister For	Future U	se (Addr	ess = 1Fł	n, Reset V	Value = 0	000h)	
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	0	0	0	0	0	0
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0	0	0	0	0

This register is a spare register and is reserved for future use.

#### Bits D[23:0] Must be '0'

TIAC	GAIN: Tra	Insimped	ance Am	plifier Ga	ain Settin	g Registe	er (Addre	ss = 20h,	Reset V	alue = 00	00h)
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	0	0	0	0	0	0
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0	0	0	0	0

This register is reserved for factory use.

Bits D[23:0] Must be '0'

#### SBAS601A - DECEMBER 2012 - REVISED JANUARY 2013

# TIA\_AMB\_GAIN: Transimpedance Amplifier and Ambient Cancellation Stage Gain Register (Address = 21h, Reset Value = 0000h)

D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0		AMBD	AC[3:0]		0	0	0	0
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0			CF_LED[4:0	]			RF_LED[2:0	)]

This register configures the ambient light cancellation amplifier gain, cancellation current, and filter corner frequency.

Bits D[23:20] Bits D[19:16]	Must be '0' AMBDAC[3:0]: Ambient DAC value These bits set the value of the cancellation cu	urrent.
	$0000 = 0 \ \mu A$ (default after reset) $0001 = 1 \ \mu A$ $0010 = 2 \ \mu A$ $0011 = 3 \ \mu A$ $0100 = 4 \ \mu A$ $0101 = 5 \ \mu A$ $0110 = 6 \ \mu A$ $0111 = 7 \ \mu A$	$1000 = 8 \ \mu A$ $1001 = 9 \ \mu A$ $1010 = 10 \ \mu A$ 1011 = Do not use 1100 = Do not use 1101 = Do not use 1110 = Do not use 1111 = Do not use 1111 = Do not use
Bits D[15:8]	Must be '0'	
Bits D[7:3]	CF_LED[4:0]: Program C <sub>F</sub> for LEDs	
	00000 = 5 pF (default after reset) 00001 = 5 pF + 5 pF 00010 = 15 pF + 5 pF	00100 = 25 pF + 5 pF 01000 = 50 pF + 5 pF 10000 = 150 pF + 5 pF
	Note that any combination of these $C_F$ setting '1'. For example, to obtain $C_F$ = 100 pF, set D	
Bits D[2:0]	RF_LED[2:0]: Program R <sub>F</sub> for LEDs	
	000 = 500 kΩ 001 = 250 kΩ 010 = 100 kΩ 011 = 50 kΩ	100 = 25 kΩ 101 = 10 kΩ 110 = 1 MΩ 111 = None

SBAS601A - DECEMBER 2012 - REVISED JANUARY 2013

	L		L: LED C	Control R	egister (	Address =	22h, Re	set Value	e = 0000h	)	
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	LEDCUR OFF	1		LED	2[7:0]	
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	LED	2[7:0]					LED	I[7:0]			

This register sets the LED current range and the LED2 and LED1 drive current.

Bits D[23:18] Bit D17	Must be '0' LEDCUROFF: Turns the LED current source on or off 0 = On (50 mA)	
	1 = Off	
Bit D16	Must be '1'	
Bits D[15:8]	LED2[7:0]: Program LED current for LED2 signal	
	Use these register bits to specify the LED current setting for LED2 (default after reset is 00h).	
	The nominal value of the LED current is given by Equation 3, where the full-scale LED current is 75 mA.	
Bits D[7:0]	LED1[7:0]: Program LED current for LED1 signal	
	Use these register bits to specify the LED current setting for LED1 (default after reset is 00h).	
	The nominal value of LED current is given by Equation 4, where the full-scale LED current 75 mA.	t is
$\frac{\text{LED2[7:0]}}{256} \times \text{Full-S}$	Scale Current	(3)
LED1[7:0]		
256 × Full-3	Scale Current	(4)

## TEXAS INSTRUMENTS

www.ti.com

#### SBAS601A - DECEMBER 2012 - REVISED JANUARY 2013

		CONTRO	OL2: Con	trol Regi	ster 2 (Ad	ddress =	23h, Res	et Value	= 0000h)		
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	1	0	0	0	0	0
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
TXBRG MOD	0	XTAL DIS	1	0	0	0	0	0	PDNTX	PDNRX	PDNAFE

This register controls the LED transmitter, crystal, and the AFE, transmitter, and receiver power modes.

Bits D[23:18]	Must be '0'
Bit D17	Must be '1'
Bits D[16:12]	Must be '0'
Bit D11	TXBRGMOD: Tx bridge mode
	0 = LED driver is configured as an H-bridge (default after reset) 1 = LED driver is configured as a push-pull
Bit D10	Must be '0'
Bit D9	XTALDIS: Crystal disable mode
	0 = The crystal module is enabled; the 8-MHz crystal must be connected to the XIN and XOUT pins 1 = The crystal module is disabled; an external 8-MHz clock must be applied to the XIN pin
Bit D8	Must be '1'
Bits D[7:3]	Must be '0'
Bit D2	PDN_TX: Tx power-down
	0 = The Tx is powered up (default after reset) 1 = Only the Tx module is powered down
Bit D1	PDN_RX: Rx power-down
	0 = The Rx is powered up (default after reset) 1 = Only the Rx module is powered down
Bit D0	PDN_AFE: AFE power-down
	0 = The AFE is powered up (default after reset) 1 = The entire AFE is powered down (including the Tx, Rx, and diagnostics blocks)
SP	ARE2: SPARE2 Register For Future Use (Address = 24h, Reset Value = 0000h)
D23 D22	D21 D20 D19 D18 D17 D16 D15 D14 D13 D12
0 0	

DZ3	DZZ	DZT	D20	D19	010	יוט	D16	015	D14	013	DIZ
0	0	0	0	0	0	0	0	0	0	0	0
	<b>D</b> / 0		5.0					5.0			
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0	0	0	0	0

This register is a spare register and is reserved for future use.

Bits D[23:0] Must be '0'

TEXAS INSTRUMENTS

www.ti.com

SBAS601A-DECEMBER 2012-REVISED JANUARY 2013

	SPAF	RE3: SPA	RE3 Reg	ister For	Future U	se (Addr	ess = 25ł	n, Reset <b>\</b>	/alue = 0	000h)	
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	0	0	0	0	0	0
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0	0	0	0	0

This register is a spare register and is reserved for future use.

# Bits D[23:0] Must be '0'

SPARE4: SPARE4 Register For Future Use (Address = 26h, Reset Value = 0000h)											
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	0	0	0	0	0	0
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0	0	0	0	0

This register is a spare register and is reserved for future use.

# Bits D[23:0] Must be '0'

RESERVED1: RESERVED1 Register For Factory Use Only (Address = 27h, Reset Value = 0000h)											00h)
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	0	0	0	0	0	0
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0	0	0	0	0

This register is reserved for factory use. Readback values vary between devices.

# Bits D[23:0] Must be '0'

RESERVED2: RESERVED2 Register For Factory Use Only (Address = 28h, Reset Value = 0000	)h)
---	-----

				-	-						•
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	0	0	0	0	0	0
5	5.44										
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0	0	0	0	0

This register is reserved for factory use. Readback values vary between devices.

Bits D[23:0] Must be '0'

#### SBAS601A-DECEMBER 2012-REVISED JANUARY 2013

		ALA	RM: Alar	m Registe	er (Addre	ess = 29h	, Reset V	alue = 00	00h)		
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	0	0	0	0	0	0
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	ALMPIN CLKEN	0	0	0	0	0	0	0

This register controls the Alarm pin functionality.

Bits D[23:8	3]	Must be	'0'								
Bit D7		ALMPING	CLKEN:	Alarm pir	n clock e	nable					
		diagnosti 1 = Enab	c fault ala les the m	arm outpu	t pins (de of interna	al clocks;	the PD_A r reset) these cloc value of th	ks can be	e brought	out on PE	D_ALM
Bits D[6:0]		Must be	'0'								
L	ED2V	AL: LED2	Digital S	ample Va	alue Regi	ister (Ado	dress = 2	Ah, Rese	t Value =	0000h)	
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12

LED2VAL[23:0]   D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0	D23													
						LED2V	AL[23:0]							
	DIA													
	DTT	DU												
LED2VAL[23:0]						LED2V	AL[23:0]							

#### Bits D[23:0] LED2VAL[23:0]: LED2 digital value

This register contains the digital value of the latest LED2 sample converted by the ADC. The ADC\_RDY signal goes high each time that the contents of this register are updated. The host processor must readout this register before the next sample is converted by the AFE.

D23 D22 D21 D20 D19 D18 D17 D16 D15 D14 D13 D12												
ALED2VAL[23:0]												
					ALED2V	/AL[23:0]						
D11	D10	D9	D8	Di	D6	D5	D4	D3	D2	D1	DU	
	D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0   ALED2VAL[23:0]											

## Bits D[23:0] ALED2VAL[23:0]: LED2 ambient digital value

This register contains the digital value of the latest LED2 ambient sample converted by the ADC. The ADC\_RDY signal goes high each time that the contents of this register are updated. The host processor must readout this register before the next sample is converted by the AFE.

SBAS601A – DECEMBER 2012 – REVISED JANUARY 2013

	LED1VAL: LED1 Digital Sample Value Register (Address = 2Ch, Reset Value = 0000h)													
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12			
	LED1VAL[23:0]													
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0			
	LED1VAL[23:0]													

Bits D[23:0] LED1VAL[23:0]: LED1 digital value

This register contains the digital value of the latest LED1 sample converted by the ADC. The ADC\_RDY signal goes high each time that the contents of this register are updated. The host processor must readout this register before the next sample is converted by the AFE.

	ient I FD1 Digital	Sample Value	Register (A)	ddress = 2Dh	Reset Value = 0000h)
ALLUIVAL. AIIID		Sample value	ILEGISIEI (A	uuress - zon,	Nesel value - 000011)

D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
ALED1VAL[23:0]											
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	ALED1VAL[23:0]										

Bits D[23:0] ALED1VAL[23:0]: LED1 ambient digital value

This register contains the digital value of the latest LED1 ambient sample converted by the ADC. The ADC\_RDY signal goes high each time that the contents of this register are updated. The host processor must readout this register before the next sample is converted by the AFE.

#### LED2-ALED2VAL: LED2-Ambient LED2 Digital Sample Value Register (Address = 2Eh, Reset Value = 0000h)

D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
LED2-ALED2VAL[23:0]											
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	LED2-ALED2VAL[23:0]										

# Bits D[23:0] LED2-ALED2VAL[23:0]: (LED2 – LED2 ambient) digital value

This register contains the digital value of the LED2 sample after the LED2 ambient is subtracted. The host processor must readout this register before the next sample is converted by the AFE.

#### LED1-ALED1VAL: LED1-Ambient LED1 Digital Sample Value Register (Address = 2Fh, Reset Value = 0000h)

D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
LED1-ALED1VAL[23:0]											
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	LED1-ALED1VAL[23:0]										

## Bits D[23:0] LED1-ALED1VAL[23:0]: (LED1 – LED1 ambient) digital value

This register contains the digital value of the LED1 sample after the LED1 ambient is subtracted from it. The host processor must readout this register before the next sample is converted by the AFE.

TEXAS INSTRUMENTS

www.ti.com

SBAS601A - DECEMBER 2012 - REVISED JANUARY 2013

	DIAG: Diagnostics Flag Register (Address = 30h, Reset Value = 0000h)										
D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12
0	0	0	0	0	0	0	0	0	0	0	LED_ ALM
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
PD_ALM	LED1 OPEN	LED2 OPEN	LEDSC	OUTPSH GND	OUTNSH GND	PDOC	PDSC	INNSC GND	INPSC GND	INNSC LED	INPSC LED

This register is read only. This register contains the status of all diagnostic flags at the end of the diagnostics sequence. The end of the diagnostics sequence is indicated by the signal going high on DIAG\_END pin.

Bits D[23:13]	Read only
Bit D12	LED_ALM: LED alarm status diagnostic flag
	This bit indicates the status of LED_ALM (and the LED_ALM pin). 0 = No fault (default after reset) 1 = Fault present
Bit D11	PD_ALM: Power-down alarm status diagnostic flag
	This bit indicates the status of PD_ALM (and the PD_ALM pin). 0 = No fault (default after reset) 1 = Fault present
Bit D10	LED1OPEN: LED1 open diagnostic flag
	This bit indicates that LED1 is open. 0 = No fault (default after reset) 1 = Fault present
Bit D9	LED2OPEN: LED2 open diagnostic flag
	This bit indicates that LED2 is open. 0 = No fault (default after reset) 1 = Fault present
Bit D8	LEDSC: LED short diagnostic flag
	This bit indicates an LED short. 0 = No fault (default after reset) 1 = Fault present
Bit D7	OUTPSHGND: OUTP to GND diagnostic flag
	This bit indicates that OUTP is shorted to the GND cable. 0 = No fault (default after reset) 1 = Fault present
Bit D6	OUTNSHGND: OUTN to GND diagnostic flag
	This bit indicates that OUTN is shorted to the GND cable. 0 = No fault (default after reset) 1 = Fault present
Bit D5	PDOC: PD open diagnostic flag
	This bit indicates that PD is open. 0 = No fault (default after reset) 1 = Fault present
Bit D4	PDSC: PD short diagnostic flag
	This bit indicates a PD short. 0 = No fault (default after reset) 1 = Fault present

SBAS601A - DECEMBER 2012 - REVISED JANUARY 2013

www.ti.com

Bit D3	INNSCGND: INN to GND diagnostic flag
	This bit indicates a short from the INN pin to the GND cable. 0 = No fault (default after reset) 1 = Fault present
Bit D2	INPSCGND: INP to GND diagnostic flag
	This bit indicates a short from the INP pin to the GND cable. 0 = No fault (default after reset) 1 = Fault present
Bit D1	INNSCLED: INN to LED diagnostic flag
	This bit indicates a short from the INN pin to the LED cable. 0 = No fault (default after reset) 1 = Fault present
Bit D0	INPSCLED: INP to LED diagnostic flag
	This bit indicates a short from the INP pin to the LED cable. 0 = No fault (default after reset)

1 = Fault present



# PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Samples
	(1)		Drawing			(2)		(3)	(Requires Login)
AFE4400RHAR	PREVIEW	VQFN	RHA	40	2500	TBD	Call TI	Call TI	
AFE4400RHAT	PREVIEW	VQFN	RHA	40	250	TBD	Call TI	Call TI	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **MECHANICAL DATA**



All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. Α.

- Β. This drawing is subject to change without notice.
- QFN (Quad Flatpack No-Lead) Package configuration. C.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. D.
- See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. Ε.
- F. Package complies to JEDEC MO-220 variation VJJD-2.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated