Am2502/3/4 Family Eight-Bit/Twelve-Bit Successive Approximation Registers

Distinctive Characteristics

- Contains all the storage and control for successive approximation A-to-D converters.
- Provision for register extension or truncation.
- Can be operated in START-STOP or continuous conversion mode.

FUNCTIONAL DESCRIPTION

FUNCTIONAL DESCRIPTION The Am2502, Am2503 and Am2504 are 8-bit and 12-bit TTL Successive Approximation Registers. The registers contain all the digital control and storage necessary for successive approximation analog-todigital conversion. They can also be used in digital systems as the control and storage element in recursive digital routines.

The registers consist of a set of master latches that act as the control elements in the device and change state when the input clock is LOW, and a set of slave latches that hold the register data and change on the input clock LOW-to-HIGH transition. Externally the device acts as a special purpose serial-to-parallel converter that accepts rist at the D input of the register and sends the data to the appropriate slave latch to appear at the register output and the DO output on the Am2502 and Am2504 when the clock goes from LOW-to-HIGH. There are no restrictions on the data input; it can change state at any time except during the set-up time just prior to the clock transition. At the same time that data enters the register bit the next less significant bit is set to a LOW ready for the next iteration.

during the set-up time just phior to the clock transition. At the same time that data enters the register bit the next less significant bit is set to a LOW ready for the next iteration. The register is reset by holding the \overline{S} (Start) signal LOW during the clock LOW-to-HIGH transition. The register synchronously resets to the state $\Omega_7(11)$ LOW, (Note 2) and all the remaining register outputs HIGH. The \overline{CC} (Conversion Complete) signal is also set HIGH at this time. The \overline{S} signal should not be brought back HIGH until after the

- Can be used as serial-to-parallel converter or ring counters.
- Electrically tested and optically inspected dice for the assemblers of hybrid products.

3

clock LOW-to-HIGH transition in order to guarantee correct resetting. After the clock has gone HIGH resetting the register, the \overline{S} signal is removed. On the next clock LOW-to-HIGH transition the data on the D input is set into the $Q_{1}(11)$ register bit and the $Q_{6}(10)$ register bit is set to a LOW ready for the next clock cycle. On the next clock LOW-to-HIGH transition data enters the $Q_{6}(10)$ register bit and $dQ_{5}(9)$ is set to a LOW. This operation is repeated for each register bit in turn until the register has been filled. When the data goes into Q_{0} the \overline{CC} signal goes LOW, and the register is inhibited from further change until reset by a Start signal.

In order to allow complementary conversion the complementary output of the most significant register bit is made available. An active LOW enable input, E_1 on the Am2503 and Am2504 allows devices to be connected together to form a longer register by connecting the clock, D, and \overline{S} inputs together and connecting the \overline{CC} output of one device to the \overline{E} input of the next less significant device. When the Start signal resets the register, the \overline{E} signal goes HIGH, forcing the $Q_7(11)$ bit HIGH and inhibiting the device from accepting data until the previous device is full and its \overline{CC} goes LOW. If only one device is used the \overline{E} input should be held at a LOW logic level (Ground). If all the bits are not required, the register may be truncated and conversion time saved by using a register output going LOW rather than the \overline{CC} signal to indicate the end of conversion.



Storage Temperature	-65 to +150°C
Supply Voltage to Ground Potential Continuous	-0.5 to +7V
DC Voltage Applied to Outputs for High Output State	-0.5 to +V _{CC} max
DC Input Voltage	-0.5 to +5.5V
Output Current, Into Outputs	30mA
DC Input Current	-30 to +5.0mA

ELECTRICAL CHARACTERISTICS over operating temperature and voltage ranges

					Ar	n2502/3	/4	Am2	5L02/L0	3/L04	
Parameters	Description	Tes	Test Conditions			Typ (Note 1)	Max	Min	Typ (Note 1)	Мах	Units
v _{он}	Output HIGH Voltage	V _{CC} = MIN, I _C V _{IN} = V _{IH} or V	y H = −0.48mA IL		2.4	3.6		2.4	3.6		v
VOL	Output LOW Voltage (Note 2)	V _{CC} = MIN, I _C V _{IN} = V _{IH} or V			0.2	0.4	0.15	0.3		v	
VIH	Input HIGH Level	Guaranteed in voltage for all		2.0			2.0			v	
VIL	Input LOW Level	Guaranteed in voltage for all				0.8			0.7	v	
, Un	Unit Load	$V_{CC} = MAX, V_{IN} = 0.4V$		CP, D, S		1.0	-1.6		-0.25	-0.4	mA
հե	Input LOW Current	VCC = MAA, V	(IN = 0.4V	Ē		1.5	-2.4		-0.4	-0.6	THPA
	Unit Load	Vcc = MAX, V	(CP, D	CP, D 6.0 40			2.0	20	ρ μΑ	
Ън	Input HIGH Current	VCC = MAX, V	/IN = 2.4V	E, S		12.0	80		4.0	40	μΑ
Input HIGH Current		V _{CC} = MAX, V	$V_{CC} = MAX, V_{IN} = 5.5V$				1.0			1.0	mA
Isc	Output Short Circuit Current	V _{CC} = MAX, V	$V_{CC} = MAX, V_{OUT} = 0.0V$		- 10	-25	-45	-4.0	-15	-35	mA
			Am25(L)02	ХМ		65	85		25	33	
ļ			Anzo(L)02	хс		65	95		25	35	
1	Power Supply Current	V _{CC} = MAX Am25(L)03 XM 60	60	80		22	31				
lcc	Fower Supply Content	VUC - WAA	Anie3(L)03	xc		60	90		22	33	mA
			Am25(L)04	XM		90	110		30	42	
			,	xc		90	124		30	45	

Notes: 1. Typical Limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading. 2. V_{OL}(MAX) = 0.4V with total device fanout of less than 50 TTL Unit Loads (80mA). Otherwise, V_{OL}(MAX) = 0.45V.

SWITCHING CHARACTERISTICS T_{A} = 25°C, V_{CC} = +5.0V, C_{L} = 15pF

			A	m2502/3	/4	An			
arameters	Description		Min	Тур	Max	Min	Тур	Max	Units
	Turn Off Delay CP to Output HIGH (except 0	10	29	45	20	75	110		
t _{pd+}	Turn Off Delay CP to Q11 or Q11 HIGH	10	35	50	30	100	140	ns	
t _{pd-}	Turn On Delay CP to Output LOW	10	27	40	20	75	100	ns	
t _s (D)	Setup Time Data Input	- 10	4.0	10	15	8.0	20	ns	
t _s (S)	Setup Time Start Input	0	9.0	16	0	20	25	ns	
t _{pd+} (E)	Turn Off Delay E to Q7(11) HIGH	Am2503/Am2504)		15	23		50	75	
t _{pd} _(E)	Turn On Delay E to Q7(11) LOW	$C_P = H, \overline{S} = L$		20	30		60	75	กร
t _{pwL} (CP)	Minimum LOW Clock Pulse Width			28	46		100	150	ns
tpwH(CP)	Minimum HIGH Clock Pulse Width		12	20		70	100	ns	
f _{max}	Maximum Clock Frequency		15	25		3.5	5.0		MHz



DEFINITION OF TERMS SUBSCRIPT TERMS:

H HIGH, applying to a HIGH logic level or when used with V_{CC} to indicate high V_{CC} value.

I Input

L LOW, applying to LOW logic level or when used with V_{CC} to indicate low V_{CC} value.

O Output

FUNCTIONAL TERMS:

Fan-Out The logic HIGH or LOW output drive capability in terms of Input Unit Loads.

Input Unit Load One T^2 L gate input load. In the HIGH state it is equal to $I_{\rm IH}$ and in the LOW state it is equal to $I_{\rm IL}.$

CP The clock input of the register.

The conversion complete output. This output remains HIGH during a conversion and goes LOW when a conversion is complete.
 D The serial data input of the register.

 \tilde{E} The register enable. This input is used to expand the length of the register and when HIGH forces the $\Omega_7(11)$ register output HIGH and inhibits conversion. When not used for expansion the

enable is held at a LOW logic level (Ground).

 $Q_7(11)$ The true output of the MSB of the register.

 $\overline{\mathbf{Q}}_{7}(11)$ The complement output of the MSB of the register.

 $Q_i i = 7(11)$ to 0 The outputs of the register.

 \overline{S} The start input. If the start input is held LOW for at least a clock period the register will be reset to $\Omega_7(11)$ LOW and all the remaining outputs HIGH. A start pulse that is LOW for a shorter period of time can be used if it meets the set-up time requirements of the \overline{S} input.

DO The serial data output. (The D input delayed one bit).

OPERATIONAL TERMS:

IL Forward input load current.

 \mathbf{I}_{OH} . Output HIGH current, forced out of output V_{OH} test.

 I_{OL} . Output LOW current, forced into the output in V_{OL} test. I_{1H} . Reverse input load current.

Negative Current Current flowing out of the device.

Positive Current Current flowing into the device.

VIH Minimum logic HIGH input voltage.

VIL Maximum logic LOW input voltage.

 V_{OH} . Minimum logic HIGH output voltage with output HIGH current I_{OH} flowing out of output.

 V_{OL} . Maximum logic LOW output voltage with output LOW current I_{OL} flowing into output.

SWITCHING TERMS: (Measured at the 1.5V logic level).

 t_{pd-} The propagation delay from the clock signal LOW-HIGH transition to an output signal HIGH-LOW transition.

 $t_{pd\,\text{H}}$. The propagation delay from the clock signal LOW-HIGH transition to an output signal LOW-HIGH transition.

 $t_{pd-}(\bar{E})$ The propagation delay from the Enable signal HIGH-LOW transition to the $\Omega_7(11)$ output signal HIGH-LOW transition.

 $t_{pd+}(\bar{E})$ The propagation delay from the Enable signal LOW-HIGH transition to $\Omega_7(11)$ output signal LOW-HIGH transition. $t_s(D)$ Set-up time required for the logic level to be present at the data input prior to the clock transition from LOW to HIGH in order for the register to respond. The data input should remain steady between t_s max, and t_s min, before the clock.

 $t_{\hat{s}}(\widehat{S})$ Set-up time required for a LOW level to be present at the \widehat{S} input prior to the clock transition from LOW to HIGH in order for the register to be reset, or time required for a HIGH level to be present on S before the HIGH to LOW clock transition to prevent resetting.

 $t_{pw}(\mbox{CP})$ The minimum clock pulse width (LOW or HIGH) required for proper register operation. C-13

Am2502/3/4 Family



Am2502/3/4 Family

Am2502/3 LOADING RULES (IN UNIT LOADS) Input Fanout Pin Unit Load Output Output											
Input/Output	No.'s	LOW	HIGH	HIGH	LOW	Input/Output	Pin No.'s	Unit LOW	Load HIGH	Output HIGH	Outpu LOW
Ē (2503)	1	1.5	2		-	Ē	1	1.5	2	_	_
DO (2502)	1	-	_	12	6	DO	2	"		12	6
CC	2	_		12	6	CC	3	_	_	12	6
Q ₀	3		_	12	6	0 ₀	4	_		12	6
0 ₁	4	_	-	12	6		5	4	_	12	6
02	5	-	-	12	6	Q ₂	6	_		12	6
03	6	-	_	12	6	03	7	-		12	6
D	7	1	1		_	<u>0</u>	8	_		12	6
GND	8	_	_		_	<u> </u>	9		_	12	6
CP	9	1	1	_	_	NC	10	_			
Ŝ	10	1	2	_		D	11	1	1		_
0 ₄	11	_	_	12	6	GND	12	_		_	
-4 Q ₅	12	_	· _	12	6	СР	13	1	1	_	
Q ₆	13			12	6	Ī	14	1	2		_
<u> </u>	14			12	6	NC	15				_
	15			12			16	_		12	6
	16			-	-	$\frac{-6}{\Omega_7}$	17			12	6
V _{CC}							18			12	6
MS	IINTE	RFACI	NG RUL	ES Equiv	alont	<u> </u>	19			12	6
				Input Un	it Load	$\frac{a_9}{a_{10}}$	20	_		12	6
nterfacing Digital	Family	/		HIGH	LOW	<u> </u>	20			12	6
dvanced Micro D)evices (9300/25	500 Serie	s 1	1	<u> </u>	21				
SC Series 9300		0000/20	00 00110	1	1	$\overline{\overline{\mathbf{Q}}_{11}}$				10	-
dvanced Micro D					· · · · · ·	U U11	23		_	12	6
)evices	54/7406)	1	1						
		54/7400)	1	1	V _{CC}	24			-	-
1 Series 54/7400		54/7400)	1	1	V _{CC}	Jnit Load	is define		– A measure	– d at 2.4\
1 Series 54/7400 ignetics Series 82	200)	1	1 2	V _{CC}	Jnit Load	is define		— A measure	– d at 2.4\
l Series 54/7400 ignetics Series 82 lational Series DM	200)	1 2 1	1 2 1	VCC A Standard TTL U HIGH and1.6mA	Jnit Load measured	is define		— A measure	- d at 2.4\
l Series 54/7400 ignetics Series 82 lational Series DM	200			1 2 1 12	1 2 1 1	VCC A Standard TTL U HIGH and1.6mA NC = No Conne	Unit Load measured	is define		_ A measure	- d at 2.4\
1 Series 54/7400 ignetics Series 82 lational Series DN DTL Series 930	200 M 75/85	<u>.</u>	IN	1 2 1 12 PUT/OU	1 2 1 1 TPUT INTI	V _{CC} A Standard TTL U HIGH and -1.6mA NC = No Conne ERFACE CONDITIC	Unit Load measured ection	is define at 0.4V I	_OW.		- d at 2.4\
1 Series 54/7400 ignetics Series 82 lational Series DN DTL Series 930	200 M 75/85	<u>.</u>	IN	1 2 1 12	1 2 1 1 TPUT INTI	V _{CC} A Standard TTL U HIGH and -1.6mA NC = No Conne ERFACE CONDITIC Curre	Unit Load measured ection DNS nt Interfa	is define at 0.4V I	litions —	LOW	- d at 2.4\
1 Series 54/7400 ignetics Series 82 lational Series DA DTL Series 930 Voltage	200 M 75/85	<u>.</u>	IN	1 2 1 12 PUT/OU	1 2 1 1 TPUT INTI	VCC A Standard TTL U HIGH and1.6mA NC = No Conne ERFACE CONDITIC Curre	Unit Load measured ection DNS nt Interfa	is define at 0.4V I	LOW.		- d at 2.4\
1 Series 54/7400 ignetics Series 82 lational Series DN DTL Series 930 Voltage	200 M 75/85 e Interf	<u>.</u>	IN	1 2 1 12 PUT/OU	1 2 1 1 TPUT INTI	V _{CC} A Standard TTL U HIGH and1.6mA NC = No Conne ERFACE CONDITIC Curre	Unit Load measured ection DNS nt Interfa	is define at 0.4V I	LOW.	LOW	- d at 2.4\
1 Series 54/7400 ignetics Series 82 lational Series DN DTL Series 930 Voltage	200 M 75/85 e Interf	ace Con	IN	1 2 1 12 PUT/OU	1 2 1 1 TPUT INTI	VCC A Standard TTL L HIGH and1.6mA NC = No Conne ERFACE CONDITIC Curre	Unit Load measured ection DNS nt Interfa	is define at 0.4V I	LOW.	LOW JT LOAD VEN'LOW	
1 Series 54/7400 ignetics Series 82 lational Series DM TL Series 930 Voltage	200 M 75/85 e Interf	ace Con	IN	1 2 1 12 PUT/OU' - LOW &	1 2 1 1 TPUT INTI	VCC A Standard TTL U HIGH and -1.6mA NC = No Conne ERFACE CONDITIC Curre output V _{CC} out	Unit Load measured ection DNS nt Interfa DRIVING OW PUT	is define at 0.4V I	LOW.	LOW JT LOAD VEN'LOW OAD	
1 Series 54/7400 ignetics Series 82 lational Series DM TL Series 930 Voltage	200 M 75/85 e Interf	ace Con	IN ditions –	1 2 1 12 PUT/OU' - LOW &	1 2 1 TPUT INTI HIGH	VCC A Standard TTL U HIGH and -1.6mA NC = No Conne ERFACE CONDITIC Curre output V _{CC} out	Unit Load measured ection DNS nt Interfa	is define at 0.4V I	LOW.	LOW JT LOAD VEN'LOW	_ d at 2.4\
1 Series 54/7400 ignetics Series 82 lational Series DM TL Series 930 Voltage	200 M 75/85 e Interf	ace Con	IN ditions –	1 2 1 12 PUT/OU' - LOW &	1 2 1 TPUT INTI HIGH	VCC A Standard TTL U HIGH and -1.6mA NC = No Conne ERFACE CONDITIC Curre output V _{CC} out	Unit Load measured ection DNS nt Interfa DRIVING OW PUT	is define at 0.4V I	LOW.	LOW JT LOAD VEN'LOW OAD	_ d at 2.4\
1 Series 54/7400 ignetics Series 82 lational Series DA Voltage	200 M 75/85 e Interf	ace Con	IN ditions –	1 2 1 12 PUT/OU' - LOW &	1 2 1 TPUT INTI HIGH	Vcc A Standard TTL U HIGH and -1.6mA NC = No Conne ERFACE CONDITIC Curre OUTPOT Vcc OUT	Unit Load measured action DNS nt Interfa DRIVING OW PUT	is define at 0.4V I	LOW.	LOW JT LOAD VEN'LOW OAD	
1 Series 54/7400 ignetics Series 82 lational Series DA VOItage 28 Voltage 28 Voltage 28 Voltage 22 24 Voltage 22 24 Voltage 22 24 Voltage 24 24 25 24 24 25 24 25 25 25 26 26 26 26 27 26 27 26 27 26 27 27 26 27 27 27 27 27 27 27 27 27 27	200 M 75/85 e Interf	ace Con	IN ditions –	1 2 1 12 РUT/OU' - LOW & VIH2 VIH2	1 2 1 TPUT INTI HIGH	VCC A Standard TTL U HIGH and -1.6mA NC = No Conne ERFACE CONDITIC Curre output V _{CC} out	Unit Load measured action DNS nt Interfa DRIVING OW PUT	is define at 0.4V I	LOW.	LOW JT LOAD VEN'LOW OAD	
1 Series 54/7400 ignetics Series 82 lational Series DA VOItage 28 Voltage 28 Voltage 28 Voltage 22 24 Voltage 22 24 Voltage 22 24 Voltage 24 24 25 24 24 25 24 25 25 25 26 26 26 26 27 26 27 26 27 26 27 27 26 27 27 27 27 27 27 27 27 27 27	e Interf	ace Con	IN ditions –	1 2 1 12 PUT/OU' - LOW & VIH2 MINIMUM "HIGH" II VOLTA	1 2 1 TPUT INTI HIGH	Vcc A Standard TTL U HIGH and -1.6mA NC = No Conne ERFACE CONDITIC Curre OUTPOT Vcc OUT	Unit Load measured ection DNS nt Interfa DRIVING DRIVING DRIVING DRIVING DRIVING	is define at 0.4V I	LOW.	LOW JT LOAD VEN'LOW OAD	
1 Series 54/7400 ignetics Series 82 lational Series DA Voltage	e Interf	Ace Con	IN ditions –	1 2 1 12 РUT/OU' - LOW & ^V IH ₂ ^{VIH2}		VCC A Standard TTL U HIGH and -1.6mA NC = No Conne ERFACE CONDITIC Curre OUTPOT VCC OUT Curre Curre Curre	Unit Load measured ection DNS nt Interfa DRIVING DRIV DRIVING DRIVING DRIVING DRIVING DRIVING DRIVING	ace Cond	Jitions –	LOW JT LOAD VEN'LOW ON ON HIGH	
1 Series 54/7400 ignetics Series 82 lational Series DA Voltage	e Interf	ace Con	IN ditions –	1 2 1 12 РUT/OU' - LOW & VIH2 VIH2 VIH2 VIH2 VIH2		VCC A Standard TTL U HIGH and -1.6mA NC = No Conne ERFACE CONDITIC Curre VCC 001 VCC 001 Curre GND = Curre GND = Curre GND =	Drit Load measured ection DNS nt Interfa DRIVING OW PUT	ace Cond	LOW.	LOW JT LOAD VEN'LOW ON	
1 Series 54/7400 ignetics Series 82 lational Series DA Voltage	e Interf	асе Сол	IN ditions –	1 2 1 12 РUT/OU' - LOW & VIH2 VIH2 VIH2 VIH2 VIH2	1 2 1 1 TPUT INTI HIGH		Drit Load measured ection DNS nt Interfa DRIVING OW PUT	ace Cond	LOW.	LOW JT LOAD VENTOW OAD IIIGH	
1 Series 54/7400 ignetics Series 82 lational Series DM Voltage 28 10 28 10 28 10 28 10 28 10 28 10 10 28 10 10 10 10 10 10 10 10 10 10	e Interf	асе Сол	IN ditions –	1 2 1 12 РUT/OU' - LOW & VIH2 VOLTA	1 2 1 1 TPUT INTI HIGH	VCC A Standard TTL U HIGH and -1.6mA NC = No Conne ERFACE CONDITIC Curre VCC 001 VCC 001 Curre GND = Curre GND = Curre GND =	Drit Load measured ection DNS nt Interfa DRIVING OW PUT	ace Cond	LOW.	LOW JT LOAD VENTOW OAD IIIGH	
1 Series 54/7400 ignetics Series 82 lational Series DM Voltage 28 10 28 10 28 10 28 10 28 10 28 10 10 28 10 10 10 10 10 10 10 10 10 10	e Interf	асе Сол	IN ditions –	1 2 1 12 PUT/OU' - LOW & VIL2 VIL2 VIL2 DRIVEN D	1 2 1 1 TPUT INTI HIGH	VCC A Standard TTL U HIGH and -1.6mA NC = No Conne ERFACE CONDITIC Curre VCC 001 VCC 001 Curre GND = Curre GND = Curre GND =	Jnit Load measured ection DNS nt Interfa DRIVING OW PUT	ace Cond	LOW.	LOW JT LOAD VENTOW OAD IIIGH	
1 Series 54/7400 ignetics Series 82 lational Series DM Voltage 28 10 28 10 28 10 28 10 28 10 28 10 10 28 10 10 10 10 10 10 10 10 10 10	e Interf	асе Сол	IN ditions –	1 2 1 12 PUT/OU' - LOW & VIH2 VIH2 VIL2 MAXIMUM ***********************************	1 2 1 1 TPUT INTI HIGH		Jnit Load measured ection DNS nt Interfa DRIVING OW PUT	ace Cond	LOW.	LOW JT LOAD VENTOW OAD IIIGH	
1 Series 54/7400 ignetics Series 82 lational Series DM ITL Series 930 Voltage 100 26 - MINIMUM L 100	200 M 75/85 e Interf содас трут v _о содас трут v _о е vice	асе Сол	IN ditions –	1 2 1 12 PUT/OU - LOW & VIH2 MINIMUM "HIGH" II VOLTA VIH2 DRIVEN D	1 2 1 1 TPUT INTI HIGH		Jnit Load measured ection DNS nt Interfa DRIVING OW PUT	ace Cond	litions -	LOW JT LOAD VENTOW OAD IIIGH	
1 Series 54/7400 ignetics Series 82 lational Series DM ITL Series 930 Voltage Voltage Voltage 100 22 24 100 20 24 100 20 100 20 1	$\frac{200}{M 75/85}$ e Interf $\frac{OGIC}{TPUT} v_{O}$ EVICE $\frac{V_{OH_1}}{V_{OL_1}}$	асе Сол	IN ditions –	1 2 1 12 PUT/OU ¹ - LOW & ^V IH2 VIH2 DRIVEN D VIH2 VIH2 VIH2		Vcc A Standard TTL C HIGH and -1.6mA NC = No Conne ERFACE CONDITIC Curre OUTPUT Vcc OUT Vcc OU	Jnit Load measured ection DNS nt Interfa DRIVING OW PUT	ace Cond	litions -	LOW JT LOAD VEN LOW OAD	
I Series 54/7400 ignetics Series 82 ational Series DM TL Series 930 Voltage Vol	$\frac{200}{M 75/85}$ e Interf e Interf $\frac{000}{TFUT} v_0$ EVICE $\frac{v_{0H_1}}{v_{0L_1}}$	асе Сол	IN ditions –	1 2 1 12 PUT/OU' - LOW & VIH2 VIH2 VIL2 MAXIMUM ***********************************		Vcc A Standard TTL C HIGH and -1.6mA NC = No Conne ERFACE CONDITIC Curre OUTPUT Vcc OUT Vcc OU	Unit Load measured ection DNS nt Interfa DRIVING W PUT	ace Cond	litions -	LOW JT LOAD VEN LOW OAD	

3

3-15





This shows how the Am2502/3/4 registers are used with a Digital-to-Analog converter and a comparator to form a very high-speed con-tinuous conversion Analog-to-Digital converter. Conversion time is limited mainly by the speed of the D/A converter and comparator with typical conversion rates of 100,000 conversions per second. LIC-233



Metallization and Pad Layouts

A 1-	A 1.		-	
Order	Order	Package	Temperature	
Number	Number	Туре	Range	Bits
Am2502DM	Am25L02DM	Hermetic DIP	-55 to +125°C	8
Am2503DM	Am25L03DM	Hermetic DIP	−55 to +125°C	8
Am2504DM	Am25L04DM	Hermetic DIP	-55 to +125°C	12
Am2502FM	Am25L02FM	Flat Package	- 55 to +125°C	8
Am2503FM	Am25L03FM	Flat Package	-55 to +125°C	8
Am2504FM	AM25L04FM	Flat Package	-55 to +125°C	12
Am2502XM	Am25L02XM	Dice	-55 to +125°C	8
Am2503XM	Am25L03XM	Dice	-55 to +125°C	8
Am2504XM	Am25L04XM	Dice	-55 to +125°C	8
Am2502DC	Am25L02DC	Hermetic DIP	0 to +70°C	8
Am2503DC	Am25L03DC	Hermetic DIP	0 to +70°C	8
Am2504DC	Am25L04DC	Hermetic DIP	0 to +70°C	12
Am2502PC	Am25L02PC	Plastic	0 to +70°C	8
Am2503PC	Am25L03PC	Plastic	0 to +70°C	8
Am2504PC	Am25L04PC	Plastic	0 to +70°C	12
Am2502XC	Am25L02XC	Dice	0 to +70°C	8
Am2503XC	Am25L03XC	Dice	0 to +70°C	8
Am2504XC	Am25L04XC	Dice	0 to +70°C	12

3-16

+4c 07 07 06 16 15 14 13 2502 00 QCC QO Q1 Rys. 8. Rozkład wyprowadzeń rejestru aproksymacyjnego 2502





Rys. 9. Schemat 8-bitowego kompensacyjnego przetwornika a c

Ŧ	ablica	3.	Opis	działania	aproksymacyjnego	2502
---	--------	----	------	-----------	------------------	------

and the second second

Numer zbocza	We	jścia					W	yjścia			·	
zegarowego	D	<u>S</u>	D0	Q7	Q6	Q5_	Q4	Q 3	Q2	Q 1	Q0	Qcc
0	X	Ł	x	X	X	X	X	X	. X	X	<u>x</u>	X
1	D 7	Η	X	L	Н	H	H	H	H	Η	Н	H
2	D6	Η	D7	D7	L	Н	Н	Н	Н	Н	Н	H
3	D5	Η	D6	D7	D6	L	H	H	H	Н	Н	Η
4	D4	Η	D5	D7	D6	D5	L	Н	Н	H	H	H
5	D 3	H	D4	D 7	D 6	D5	D4	L	H	H	Η	Н
6	D 2	Η	D3	D7	D 6	D5	D4	D3	L	H	Н	H
7	DI	Η	D2	D 7	D6	D5	D4	D 3	D2	L	'H	H
8	D0	Η	Di	D 7	D 6	D5	D4	D3	D2	D 1	L	H
9	X	Н	D 0	D7	D6	D5	D4	D3	D2	D1	D 0	L
10	X	Χ	X	D7	D6	D5	D4	D 3	D2	Dl	D0	L

AM 2502

الي المانية المانية المنا**حد موجود وا**لم

and a second second