Real-Time Interrupt Controller

PRELIMINARY





RELATED AMD PRODUCTS

Part No.	Description
Am2904	Status and Shift Control Unit
Am29C111	CMOS 16-Bit Microprocessor Sequencer
Am29116	High-Performance Bipolar 16-Bit Microprocessor
Am29C116	High-Performance CMOS 16-Bit Microprocessor
Am29118	8-Bit Bidirectional I/O Port/Accumulator
Am29PL141	Field-Programmable Controller
Am2925	System Clock Generator and Driver
Am29C323	CMOS 32-Bit Parallel Mulitplier
Am29325	32-Bit Floating Point Processor
Am29C325	CMOS 32-Bit Floating Point Processor
Am29331	16-Bit Microprogram Sequencer
Am29C331	CMOS 16-Bit Microprogram Sequencer
Am29332	32-Bit Extended Function ALU
Am29C332	CMOS 32-Bit Extended Function ALU
Am29334	64 x 18 Four-Port Dual-Access Register File
Am29C334	CMOS 64 x 18 Four-Port Dual-Access Register File
Am29337	16-Bit Bounds Checker
Am29338	Byte Queue
Am2940	DMA Address Generator
Am2942	Programmable Timer/Counter/DMA
Am2950A/ 51A/52A/53A	8-Bit Bidirectional I/O Port







LOGIC SYMBOL



PIN DESCRIPTION

CASIN1 Cascade-In 1 (Input)

HIGH level forces $\overline{\text{MINTR}}$ HIGH and causes the CHSR and CCIR instructions to have no effect.

CASIN2 Cascade-In 2 (Input)

HIGH level forces MINTR HIGH and clears the vectorenable flip-flop on the next active clock edge.

CASOUT1 Cascade-Out 1 (Output)

Forced HIGH if any bit in the in-service register is set or if CASIN1 is HIGH.

CASOUT2 Cascade-Out 2 (Output)

Forced HIGH if there is an unmasked interrupt request in the interrupt register, or if CASIN2 is HIGH.

CP Clock Pulse (Input)

All state changes occur on the LOW-to-HIGH transition of the clock.

CS Chip Select (Input; Active LOW)

Instructions 4 – 15 (those that use the D-bus) are ignored if $\overline{\text{CS}}$ is HIGH.

D₀-D₇ Data Lines (Input/Output)

Used to transfer information between the system data bus and the mask, interrupt, and in-service registers of the Am29114.

I₀ – I₃ Instruction (Inputs)

IEN Instruction Enable (Input; Active LOW) The instruction on $I_0 - I_3$ is ignored if IEN is HIGH.

 $\overline{INT_0} - \overline{INT_7}$ Interrupt (Inputs; Active LOW)

Accepts requests as active-LOW levels or pulses, depending on the level at the IM pin.

IM Input Mode Select (Input)

When IM is LOW, $\overline{INT_0} - \overline{INT_7}$ detect asynchronous pulse inputs. When IM is HIGH, $\overline{INT_0} - \overline{INT_7}$ detect level inputs.

MINTA Maskable Interrupt Acknowledge (Input; Active LOW)

Active-LOW signal causes the interrupting request vector in the vector output register to be enabled onto the vector output pins ($V_0 - V_2$). It also causes the bit corresponding to the interrupting request to be cleared in the interrupt register and set in the in-service register. Note: to permit cascading, these operations occur if the \overline{VEN} output is LOW (i.e., vector-enable flip-flop is set).

MINTR Maskable Interrupt (Output; Active LOW)

LOW level indicates that an unmasked interrupt request that has a priority higher than the request currently being serviced is in the interrupt register waiting for service. $\overrightarrow{\text{MINTR}} \text{ is forced HIGH when either } \overrightarrow{\text{MINTA}} \text{ is LOW, or CASIN1 or CASIN2 are HIGH. } \overrightarrow{\text{MINTR}} \text{ is an open-collector output.}$

PD Post-Delay Mode (Input)

Hard-wire HIGH when operating with the Am29112 in postdelay mode. HIGH level causes the CASIN1 input and prioritized output of the in-service register to be delayed by one clock cycle.

RESET Master Reset (Input)

HIGH level causes the interrupt latches, interrupt register, in-service register, and mask register to be cleared on the next active clock edge.

V0-V2 Interrupt Vector (Output; Three State)

Three-state $V_0 - V_2$ lines are output enabled with the interrupting vector when the MINTA input is LOW and the VEN output is LOW (i.e., vector-enable flip-flop is set).

VEN Vector Enable (Output; Active LOW)

Output of vector-enable flip-flop. The vector-enable flip-flop is cleared (\overline{VEN} HIGH) on the next active clock edge when CASIN2 is HIGH. When CASIN2 is LOW, the vector-enable flip-flop is set (\overline{VEN} LOW) on each active clock edge if an unmasked interrupt is waiting in the interrupt register; otherwise it is cleared.

FUNCTIONAL DESCRIPTION

The Am29114 receives interrupt requests on eight interrupt input lines (INT₀ – INT₇). A LOW level is a request. An internal latch may be used to catch pulses on these lines, or the latch may be bypassed so the request lines drive the edge-triggered interrupt register directly. An 8-bit mask register is used to mask individual interrupts. Requests in the interrupt register are ANDed with the corresponding bits in the mask register and the result is sent to a priority encoder, which produces a 3-bit encoded vector representing the highest numbered input which is not masked. This encoded vector will be held in the vector output register.

An 8-bit in-service register holds a bit for each interrupt request that is currently being serviced. If a new interrupt has a higher priority than the one in process, an interrupt request output will occur and this signal will be sent to the sequencer. Subsequently, an acknowledge signal from the sequencer is used to enable the vector outputs and to set the corresponding bit in the in-service register to prevent the interrupt routine from being interrupted by a lower priority interrupt. When the service routine is complete, an instruction clearing the inservice register bit allows system operation to continue as before.

The Am29114 is controlled by a 4-bit instruction field which allows the three above-mentioned registers to be read or modified under microprogram control.

Architecture Of The Am29114

The Am29114 is a high-performance priority interrupt controller. As shown in the Block Diagram, the device contains four registers: the Interrupt Register, the Mask Register, the In-Service Register, and the Vector Output Register.

Interrupt Latch/Register

The 8-bit Interrupt Register stores pending interrupt requests in clocked D flip-flops. A bit in the register is automatically cleared when the corresponding interrupt request is acknowledged by the system sequencer. Interrupt requests can be accepted via eight S-R latches in either of two modes depending on the level of the IM input.

Asynchronous Pulse Mode: LOW-going pulses on the INT inputs set the latches. The outputs of the latches cause the respective flip-flops to be set on the next active clock edge. The outputs of the flip-flops are then used to clear the latches. Requests remain stored in the register until their interrupts are acknowledged.

Level Mode: The latches become transparent, and the Interrupt Register contains the interrupt requests only as long as the corresponding $\overline{\text{INT}}$ lines are held LOW. Therefore, in order to be recognized, an interrupt signal must be held LOW until it is acknowledged.

Bits may also be set in the Interrupt Register under microprogram control, thus permitting software-generated interrupts.

Mask Register

The 8-bit Mask Register allows selected interrupt inputs to be disabled. When a bit is set, the corresponding output of the Interrupt Latch Register is disabled without affecting the Interrupt Register itself.

In-Service Register

The 8-bit In-Service Register keeps track of which interrupt requests have been accepted by the system sequencer for servicing. When a bit corresponding to a particular interrupt is set, all equal and lower priority interrupts are masked. Once a bit in the In-Service Register is set, a micro-instruction must be issued to clear it.

Vector Output Register

The 3-bit Vector Output Register is loaded on each active clock edge with the priority code of the highest-priority unmasked interrupt currently in the Interrupt Register.

Interrupt Detector/Priority Encoder

The Interrupt Detector detects the presence of an unmasked interrupt waiting for service. The Priority Encoder determines

the highest-priority unmasked interrupt waiting for service and forms a binary-coded interrupt vector.

Comparator

The 3-bit Comparator determines whether or not the priority of the highest unmasked interrupt waiting for service is higher than the priority of the interrupt currently being serviced.

Clear Control Logic

The Clear Control Logic generates clear signals for individual bits of the Interrupt and In-Service Registers. The Clear Control Logic takes inputs from the D-Bus and from the Vector Output Register (after an interrupt acknowledge is received).

Interface Logic

The Interface Logic circuitry generates the interrupt, vector enable, and cascade signals.

Instruction Set

The Am29114 is controlled by the 4-bit instruction inputs $I_0 - I_3$. The instruction input is ignored if \overline{IEN} is HIGH, allowing the four I bits in the instruction word to be shared with other functions. Instructions that access the D-Bus (instructions 4-15) are ignored if \overline{CS} is HIGH, allowing the D-Buses of several Am29114s in a cascaded system to be tied together (see Table 1).

I ₃	l ₂	I ₁	I ₀	Mnemonic	Description
0	0	0	0	MCLR	Master Clear
0	0	0	1	CHSR	Clear highest priority bit in In-Service Register (Note 1)
0	0	1	0	CCIR	Clear current interrupt bit in Interrupt Register (Note 2)
0	0	1	1	NOOP	No Operation
0	1	0	0	BSMK	Bit set Mask Register from D-Bus (Note 3)
0	1	0	1	ВСМК	Bit clear Mask Register from D-Bus (Note 4)
0	1	1	0	LDMK	Load Mask Register from D-Bus
0	1	1	1	RDMK	Read Mask Register from D-Bus
1	0	0	0	BSSR	Bit set In-Service Register from D-Bus (Notes 3 & 5)
1	0	0	1	BCSR	Bit clear In-Service Register from D-Bus (Notes 4 & 5)
1	0	1	0	LDSR	Load In-Service Register from D-Bus (Note 5)
1	0	1	1	RDSR	Read In-Service Register from D-Bus (Note 5)
1	1	0	0	BSIR	Bit set Interrupt Register from D-Bus (Notes 3 & 6)
1	1	0	1	BCIR	Bit clear Interrupt Register from D-Bus (Notes 4 & 6)
1	1	1	0	LDIR	Load Interrupt Register from D-Bus (Note 6)
1	1	1	1	RDIR	Read Interrupt Register from D-Bus (Note 6)

TABLE 1. INSTRUCTION SET

NOTES:

1. CHSR may be used at the end of an interrupt service routine to restore the previous priority level. In post-delay mode, CHSR clears the bit that had the highest priority one clock cycle before the instruction arrived at the instruction inputs.

 CČIR clears the Interrupt Register bit corresponding to the highest bit set in the In-Service Register. In post-delay mode, CCIR clears the bit in the Interrupt Register corresponding to the bit that had the highest priority in the In-Service Register one clock cycle before the instruction arrived at the instruction inputs.

3. Sets those register bits that have corresponding D-Bus bits equal to one. Other register bits are not affected.

4. Clears those register bits that have corresponding D-Bus bits equal to one. Other register bits are not affected.

5. Overrides the effect of an interrupt request or an interrupt acknowledge on bits being modified if received during the same clock cycle.

6. An interrupt acknowledge received during the same clock cycle will override this instruction where they affect the same bit.

APPLICATIONS

System Implementation

Connection to Am29C111

The Am29114 is connected to the Am29C111 as shown in Figure 1. The three-state vector outputs are connected to three bits of the Y-bus of the Am29C111. The other 13 bits of the Y-bus are taken from the outputs of a three-state buffer.

The inputs of the buffer may be hardwired to define the other 13 bits of the interrupt jump address. The INTA output of the Am29C111 is used to enable the vector output onto the Y-bus. The instruction inputs to the Am29114 are taken from the microinstruction pipeline register, and the D-Bus is connected to the data highway of the system. In a system employing only a single Am29114, the CASIN1 and CASIN2 are hardwired LOW.

Cascading Am29114s

Am29114s are cascaded by connecting the CASOUT1 and CASOUT2 signals of one chip to the CASIN1 and CASIN2 of the next most significant chip (see Figures 2 and 3). CASIN1 and CASIN2 of the most significant chip are usually tied LOW, but open-collector CASIN2 may be forced HIGH in order to disable all interrupts. The MINTR outputs are tied together to form one common interrupt line. Also common to all chips are the instruction enable, instruction, acknowledge, reset, and clock lines. The D-Bus pins of each chip may either be tied together or left separate if the width of the system bus allows. If tied together, the chip-select inputs may be used to select a particular chip for D-Bus operations.

The vector outputs of each chip are tied together to form the least significant three bits of the interrupt vector. There are two ways of forming the most significant bits of the interrupt vector. In Method 1 (Figure 2), a priority encoder with tri-state outputs is used to priority encode the vector-enable outputs. In Method 2 (Figure 3), the priority encode of the CASOUT2 outputs is clocked into a register with tri-state outputs. Method 2 may be useful where it is necessary to remove the priority encoder from a critical timing path that includes the microprogram memory. If only two Am29114s are cascaded, the vector-enable output of the least significant chip may be used directly as the fourth bit of the interrupt vector (Figure 4).











AF003800

Figure 3. Cascading the Am29114 – Method 2





ABSOLUTE MAXIMUM RATINGS

OPERATING RANGES

man output state	0.5 to + vcc ivia
DC Input Voltage	0.5 to +5.5
DC Output Current, Into C	Dutputs
	30 to +5.0 m

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability. Operating ranges define those limits between which the functionality of the device is guaranteed.

*Military product 100% tested at T_{C} = +25°C, +125°C, and -55°C.

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description		Conditions lote 1)	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = Min., V _{IN} = V _{IH} or V _{IL}	All Outputs Except MINTR Outputs Outputs Outputs Outputs Outputs Outputs Outputs Outputs Output	2.4		v
VOL	Output LOW Voltage	V _{CC} = Min., V _{IN} = V _{IH} or V _{IL}	All Outputs	A.	0.5	v
VIH	Guaranteed Input Logical HIGH Voltage (Note 5)		All Inputs	2.0		v
VIL	Guaranteed Input Logical LOW Voltage (Note 5)		All Inputs		0.8	v
VI	Input Clamp Voltage	V _{CC} = Min.	All Inputs I _{IN} = -18 mA		- 1.5	v
կլ	Input LOW Current	V _{CC} = Max., V _{IN} = 0.5 V (Note 3)	All Inputs		-1.0	mA
ін	Input HIGH Current	V _{CC} = Max., V _{IN} = 2.4 V (Note 3)	All Inputs		100	μΑ
ų	Input HIGH Current	V _{CC} = Max., V _{IN} = 5.5 V	All Inputs		1.0	mA
lоzн	Off-State (High Impedance) Output Current	V _{CC} = Max., V _O = 2.4 V (Note 3)	D ₀₋₇ , V ₀₋₂	1	100	μA
lozl	Off-State (High Impedance) Output Current	V _{CC} = Max., V _O = 0.5 V (Note 3)	D ₀₋₇ , V ₀₋₂		- 1000	μA
los	Output Short-Circuit Current	V _{CC} = Max. + 0.5 V V _O = 0.5 V (Note 3)	All Outputs Except MINTR	- 30	- 100	mA
ICEX	Output Leakage Current for MINTR = 0 Output	V _{CC} = Min., V _O = 5.5 V (Note 7) V _{IN} = V _{IH} or V _{IL}	MINTR		250	μΑ
			$T_A = 0 \text{ to } + 70^{\circ}\text{C}$ COM'L (Note 6)		360	mA
	Power Supply Current	l	$T_A = +70^{\circ}C$		340	
Icc	(Note 4)	V _{CC} = Max.	T _C = -55 to + 125°C (Note 6)			mA
			T _C = + 125°C			

Notes: 1. For conditions shown as Min. or Max., use the appropriate value specified under Operating Ranges for the applicable device type.

2. Not more than one output should be shorted at a time. Duration of the short-circuit test should not exceed one second.

3. Y0-15. T1-4 are three-state outputs internally connected to TTL inputs. Input characteristics are measured under conditions such that the outputs are in the OFF state.

4. Worst-case I_{CC} is a minimum temperature.

5. These input levels provide zero noise immunity and should be tested only in a static, noise-free environment.

6. Cold start.

7. MINTR is an open-collector output.

		Bauamatan	co	M'L	м	IL	
No.	Parameter Symbol	Parameter Description	Min.	Max.	Min.	Max.	Unit
1	t _{PC1MR}	Delay from CASIN1 to MINTR		19			ns
2	^t PC2MR	Delay from CASIN2 to MINTR		20			ns
3	^t PCPMR	Delay from CP to MINTR		25			ns
4	t _{PMAMR}	Delay from MINTA to MINTR		18			ns
5	t _{PCPVN}	Delay from CP to VEN		19			ns
6	tPC1C1	Delay from CASIN1 to CASOUT1		15			ns
7	tPCPC1	Delay from CP to CASOUT1		23	1		ns
8	tPC2C2	Delay from CASIN2 to CASOUT2		16	F_{ij}		ns
9	tPCPC2	Delay from CP to CASOUT2		24	and the		ns
10	t _{PCPD}	Delay from CP to D ₀₋₇		19	$ \supset$		ns

B. Setup and Hold Times

			CO CO	M'L	N	11L	
No.	Parameter Symbol	Parameter Description	Min.	Max.	Min.	Max.	Unit
11	tSINT	INT0-7 Setup Time	5				ns
12	tHINT	INT ₀₋₇ Hold Time	4				ns
13	t _{SCAS1}	CASIN1 Setup Time	5				ns
14	tHCAS1	CASIN1 Hold Time	5				ns
15	tSCAS2	CASIN2 Setup Time	4				ns
16	tHCAS2	CASIN2 Hold Time	4				ns
17	tSMA	MINTA Setup Time	4				ns
18	t _{HMA}	MINTA Hold Time	2				ns
19	tscs	CS Setup Time	7				ns
20	t _{HCS}	CS Hold Time	3				ns
21	tSIEN	IEN Setup Time	5				ns
22	thien	IEN Hold Time	4				ns
23	tsi	I ₀₋₃ Setup Time	21*		*		ns
24	tHI	I ₀₋₃ Hold Time	5*		. *		ns
25	t _{SD}	D ₀₋₇ Setup Time	7				ns
26	t _{HD}	D ₀₋₇ Hold Time	4				ns
27	tSRST	RESET Setup Time	7				ns
28	tHRST	RESET Hold Time	3				ns
29	tSIM	IM Setup Time	3				ns
30	tHIM	IM Hold Time	2				ns
31	tSPD	PD Setup Time	7				ns
32	tHPD	PD Hold Time	2				ns

*These specifications are derived but are not tested.

(

	Parameter	Parameter	CO	M'L	M	IL	
No.	Symbol	Description	Min.	Max.	Min.	Max.	Un
33	t _{EMAV}	MINTA Enable V ₀₋₂	21			a	ns
34	^t DMAV	MINTA Disable V ₀₋₂	24				ns
35	t _{ECPV}	CP Enable V ₀₋₂	27				ns
36	^t DCPV	CP Disable V ₀₋₂	28				ns
37	tECSD	CS Enable D ₀₋₇	26	111	All A	Neger .	ns
38	tDCSD	CS Disable D ₀₋₇	27				ns
39	tEIND	IEN Enable D ₀₋₇	26	All P	alte.		ns
40	tDIND	IEN Disable D ₀₋₇	27	Star - Star			ns
41	tEID	I ₀₋₃ Enable D ₀₋₇	26				ns
42	tDID	I ₀₋₃ Disable D ₀₋₇	27				ns
43	tERSD	RESET Enable D _{0 - 7}	26				ns
44	tDRST	RESET Disable D0-7	27				ns

D. Clock Times

	UNSI	HEOLI DISABIC DULY	21				115
D. Clock Times							
	Parameter	Parameter	со	M'L	м	IL	
No.	Symbol	Description	Min.	Max.	Min.	Max.	Unit
45	tсрн	Clock HIGH Time	15				ns
46	tCPL .	Clock LOW Time	15				ns
47	tCR	Clock Period	40				ns
48	t _{INTL}	Interrupt LOW Time for Guaranteed Acceptance*	15				ns
49	^t INT1	Required Interrupt LOW Time to Guarantee Automatic Clearing of Interrupt Reg.*		2T _{CP}		2T _{CP}	ns

*Asynchronous Pulse Mode T_{CP} = Clock Period



A. Three-State Outputs $R_1 = 300 \Omega$

B. Normal Outputs $R_1 = 300 \ \Omega$ $R_2 = 3.0 \ k\Omega$

Notes: 1. $C_L = 50$ pf includes scope probe, wiring, and stray capacitances without device in test fixture. S₁ = 50 primitides scope probe, writing, and stray capacitances without device in test hb
 S₁, S₂, S₃ are closed during function tests and all AC tests except output enable tests.
 S₁ and S₃ are closed while S₂ is open for t_{PZH} test.
 S₁ and S₂ are closed while S₃ is open for t_{PZL} test.
 C_L = 5.0 pF for output disable tests.

Test Philosophy and Methods

The following points give the general philosophy that we apply to tests that must be properly engineered if they are to be implemented in an automatic environment. The specifics of what philosophies applied to which test are shown.

- 1. Ensure the part is adequately decoupled at the test head. Large changes in V_{CC} current as the device switches may cause erroneous function failures due to V_{CC} changes.
- 2. Do not leave inputs floating during any tests, as they may oscillate at high frequency.
- 3. Do not attempt to perform threshold tests at high speed. Following an input transition, ground current may change by as much as 400 mA in 5-8 ns. Inductance in the ground cable may allow the ground pin at the device to rise by hundreds of millivolts momentarily. Current level may vary from product to product.
- 4. Use extreme care in defining input levels for AC tests. Many inputs may be changed at once, so there will be significant noise at the device pins which may not actually reach V_{IL} or V_{IH} until the noise has settled. AMD recommends using V_{IL} ≤ 0 V and V_{IH} ≥ 3.0 V for AC tests.
- To simplify failure analysis, programs should be designed to perform DC, Function, and AC tests as three distinct groups of tests.
- 6. Capacitive Loading for AC Testing

Automatic testers and their associated hardware have stray capacitance that varies from one type of tester to another but is generally around 50 pF. This makes it impossible to make direct measurements of parameters that call for a smaller capacitive load than the associated stray capacitance. Typical examples of this are the so-called "float delays," which measure the propagation delays into and out of the high-impedance state and are usually specified at a load capacitance of 5.0 pF. In these cases, the test is performed at the higher load capacitance (typically 50 pF), and engineering correlations based on data taken with a bench setup are used to predict the result at the lower capacitance.

Similarly, a product may be specified at more than one capacitive load. Since the typical automatic tester is not capable of switching loads in mid-test, it is impossible to make measurements at <u>both</u> capacitances even though they may both be greater than the stray capacitance. In

these cases, a measurement is made at one of the two capacitances. The result at the other capacitance is predicted from engineering correlations based on data taken with a bench setup and the knowledge that certain DC measurements (I_{OH} , I_{OL} , for example) have already been taken and are within spec. In some cases, special DC tests are performed in order to facilitate this correlation.

7. Threshold Testing

The noise associated with automatic testing, (due to the long inductive cables) and the high gain of the tested device when in the vicinity of the actual device threshold frequently give rise to oscillations when testing high-speed circuits. These oscillations are not indicative of a reject device, but instead, of an overtaxed test system. To minimize this problem, thresholds are tested at least once for <u>each</u> input pin. Thereafter, "hard" high and low levels are used for other tests. Generally this means that function and AC testing are performed at "hard" input levels rather than at $V_{\rm IL}$ Max. and $V_{\rm IH}$ Min.

8. AC Testing

Occasionally parameters are specified that cannot be measured directly on automatic testers because of tester limitations. Data input hold times often fall into this category. In these cases, the parameter in question is guaranteed by correlating these tests with other AC tests that have been performed. These correlations are arrived at by the cognizant engineer using data from precise bench measurements in conjunction with the knowledge that certain DC parameters have already been measured and are within spec.

In some cases, certain AC tests are redundant since they can be shown to be predicted by other tests that have already been performed. In these cases, the redundant tests are not performed.

9. Output Short-Circuit Testing

When performing I_{OS} tests on devices containing RAM or registers, great care must be taken that undershoot caused by grounding the high-state output does not trigger parasitic elements which in turn cause the device to change state. In order to avoid this effect, it is common to make the measurement at a voltage (V_{output}) that is slightly above ground. The V_{CC} is raised by the same amount so that the result (as confirmed by Ohm's law and precise bench testing) is identical to the V_{OUT} = 0, V_{CC} = Max. case.

SWITCHING WAVEFORMS

KEY TO SWITCHING WAVEFORMS





WFR02990





INPUT/OUTPUT CIRCUIT DIAGRAM







*For reference only.

ADVANCED MICRO DEVICES' NORTH AMERICAN SALES OFFICES

ALABAMA	(205) 882-9122 (602) 242-4400
CALIFORNIA, Culver City Newport Beach	(213) 645-1524 (714) 752-6262
San Diego	(619) 560-7030 (408) 249-7766
Santa Clara	(408) 727-3270 (818) 992-4155
CANADA, Ontario, Kanata Willowdale	(613) 592-0060 (416) 224-5193
COLORADO	(303) 741-2900 (203) 264-7800
FLORIDA, Clearwater	(813) 530-9971
Ft Lauderdale Melbourne Orlando	(305) 776-2001 (305) 729-0496 (305) 859-0831
GEORGIA	(404) 449-7920
Chicago	(312) 773-4422 (312) 505-9517
INDIANA	(317) 244-7207

KANSAS	(913) 451-3115
MARYLAND	(301) 796-9310
MASSACHUSETTS	(617) 273-3970
MINNESOTA	(612) 938-0001
MISSOURI	(314) 275-4415
NEW JERSEY	(201) 299-0002
NEW YORK.	(201) 233-0002
Liverpool	(315) 457-5400
Boughkoopoio	
Poughkeepsie	(914) 471-8180
Woodbury	(516) 364-8020
NORTH CAROLINA	(919) 847-8471
ОНЮ	(614) 891-6455
Columbus	(614) 891-6455
Dayton	(513) 439-0470
OREGON	(503) 245-0080
PENNSYLVANIA.	(,
Allentown	(215) 398-8006
Willow Grove	(215) 657-3101
TEXAS.	(213) 037-0101
Austin	(510) 046 7000
	(512) 346-7830
	(214) 934-9099
Houston	(713) 785-9001
WASHINGTON	(206) 455-3600
WISCONSIN	(414) 792-0590

ADVANCED MICRO DEVICES' INTERNATIONAL SALES OFFICES

BELGIUM,	
Bruxelles	TEL (02) 771 91 42 FAX (02) 762 37 12 TLX (102) 61028
FRANCE, Paris	FAX (01) 49-75-10-13
Rungis	TEL (01) 46-87-34-62 FAX (01) 45-60-57-25 TLX 202146
GERMANY,	
Hannover area	
München	
	FAX (089) 406490 TLX 523883
Stuttgart	TEL (0711) 62 33 77 FAX (0711) 625187
	TLX 721882
HONG KONG, Kowloon	TEL 852-3-695377
	FAX
ITALY, Milano	TEL (02) 3390541 (02) 3533241
	FAX (02) 3498000
JAPAN.	TLX
Токуо	TEL (03) 345-8241
	FAX
Токуо	TEL (03) 207-3131 FAX (03) 207-3130
	TLX 232-3390 MMIKKJ

Osaka	TEL 06-243-3250 FAX 06-243-3253
	TEL
LATIN AMERICA, Ft. Lauderdale	
NORWAY, Hovik	TEL
SINGAPORE	TEL 65-2257544 FAX 2246113 TLX RS55650 MMI RS
SWEDEN, Stockholm	TEL
TAIWAN	TLX
UNITED KINGDOM, Farnborough	TEL
Manchester area	TLX
London area	TLX 628524 TEL (04862) 22121 FAX (04862) 22179 TLX 859103 TLX 886-2-7122066 FAX 886-2-7122017

NORTH AMERICAN REPRESENTATIVES

DISTI (408) 498-6868
Calgary, Alberta
VITEL ELECTRONICS (403) 278-5833
Kanata, Untario
VITEL ELECTRONICS (613) 592-0090
Mississauga, Ontario
VITAL ELECTRONICS (416) 676-9720
Quebec
VITEL ELECTRONICS (514) 636-5951
IDAHO
INTERMOUNTAIN TECH MKGT (208) 888-6071
SAI MARKETING CORP (317) 253-1668
LORENZ SALES (319) 377-4666 KANSAS
LORENZ SALES (913) 384-6556

MICHIGAN	
SAI MARKETING CORP	(313) 750-1922
MISSOURI	
LORENZ SALES	(314) 997-4558
NEBRASKA	
LORENZ SALES	(402) 475-4660
NEW MEXICO	
THORSON DESERT STATES	(505) 293-8555
NEW YORK	(045) 407 0040
	(315) 437-8343
Columbus	
Columbus	(614) 885-4844
DOLFUSS ROOT & CO	(614) 885-4844
DOLFUSS ROOT & CODayton	
DOLFUSS ROOT & CO Dayton DOLFUSS ROOT & CO	
DOLFUSS ROOT & CO Dayton DOLFUSS ROOT & CO Strongsville	(513) 433-6776
DOLFUSS ROOT & CO Dayton DOLFUSS ROOT & CO Strongsville DOLFUSS ROOT & CO PENNSYLVANIA	(513) 433-6776 (216) 238-0300
DOLFUSS ROOT & CO Dayton DOLFUSS ROOT & CO Strongsville DOLFUSS ROOT & CO PENNSYLVANIA DOLFUSS ROOT & CO	(513) 433-6776 (216) 238-0300
DOLFUSS ROOT & CO DoLFUSS ROOT & CO Strongsville DOLFUSS ROOT & CO PENNSYLVANIA DOLFUSS ROOT & CO UTAH	(513) 433-6776 (216) 238-0300 (412) 221-4420
DOLFUSS ROOT & CO Dayton DOLFUSS ROOT & CO Strongsville DOLFUSS ROOT & CO PENNSYLVANIA DOLFUSS ROOT & CO	(513) 433-6776 (216) 238-0300 (412) 221-4420

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.

ADVANCED MICRO DEVICES 901 Thompson PI., P.O. Box 3453, Sunnyvale, CA 94088, USA TEL: (408) 732-2400 ● TWX: 910-339-9280 ● TELEX: 34-6306 ● TOLL FREE: (800) 538-8450

© 1987 Advanced Micro Devices, Inc. Printed in U.S.A. AIS-WCP-12M12/87-0