Am29CPL142/Am29CPL152



CMOS Field-Programmable Controller (FPC)

ADVANCE INFORMATION

DISTINCTIVE CHARACTERISTICS

- Implements complex state machines
- High speed, low power CMOS EPROM technology
- Eight conditional inputs, 16 outputs
- Each input can be registered or left unregistered as a programmable option
- 128-word by 34-bit CMOS EPROM
- Up to 25-MHz clock rate, 28-pin DIP and PLCC
- 28 instructions
 - Conditional branching
 - Conditional looping
 - Conditional subroutine call
 - Multiway branch

- Output instruction presents counter contents at the control outputs for implementing a larger class of statemachine designs
- A controller-expansion (EXP) cell provides address to external registered PROMs allowing more than 16 outputs
- Am29CPL142 is packaged in a 28-pin 0.6" DIP for upgrade of existing designs
- Am29CPL152 is packaged in a space-saving 28-pin 0.3" DIP or 28-pin PLCC for new designs



BD007542

* Each test input can be individually unregistered or left registered as a programmable option. The RESET input can also be unregistered as a programmable option.

This document contains information on a product under development at Advanced Micro Devices, Inc. The information is intended to help you to evaluate this product. AMD reserves the right to change or discontinue work on this proposed product without notice.

GENERAL DESCRIPTION

The Am29CPL142 is a CMOS single-chip Field-Programmable Controller (FPC) that allows implementation of complex state machines and controllers by programming the appropriate sequence of instructions. Jumps, loops, and subroutine calls, conditionally executed based on the test inputs, provide the designer with powerful control flow primitives.

Intelligent control may be distributed throughout the system by using FPCs to control various self-contained functional units, such as register file/ALU, I/O, interrupt, diagnostic, and buscontrol units.

An address sequencer, the heart of the FPC, provides the address to an internal 128-word by 34-bit EPROM. This UVerasable and reprogrammable device utilizes proven floatinggate CMOS EPROM technology to ensure high reliability, easy programming, and better than 99.9% programming yields. The Am29CPL142 can be expanded to address external registered memories by using the EXP option to output the program-memory address through the control output pins P[14:8].

A counter register is provided and an instruction is available to present the counter-register contents at the control outputs P[14:8]. Using this, the control outputs can be dynamically modified for implementing a larger class of state machines.

As an option, the Am29CPL142 may be programmed to have on-chip SSR diagnostics capability. Instructions can be serially shifted in, executed, and the results shifted out to facilitate system diagnostics.

A space-saving package version of the device is numbered Am29CPL152. Both ceramic windowed and plastic OTP 28-pin 0.3" DIP packages are offered, as well as 28-pin PLCC and 28-pin LCC (military) versions.

RELATED AMD PRODUCTS Am29PL100 FAMILY MEMBERS Field-Programmable Controllers

Part No.	Technology	Memory	Words	Inputs	Outputs	Package
Am29CPL141*	CMOS	EPROM	64	7	16	28-Pin
Am29CPL151	CMOS	EPROM	PROM 64 7 16		28-Pin x 0.3" DIP 28-Pin PLCC	
Am29CPL142**	CMOS	EPROM	128	8	16	28-Pin
Am29CPL152	CMOS	EPROM	128	8	16	28-Pin x 0.3" DIP 28-Pin PLCC
Am29CPL144	CMOS	EPROM	512	8	16	28-Pin
Am29CPL154	CMOS	EPROM	512	8	16	28-Pin x 0.3" DIP 28-Pin PLCC

* Direct plug-in replacement for the bipolar Am29PL141

* Direct plug-in replacement for the bipolar Am29PL142

OTHER RELATED AMD PRODUCTS

Part No.	Description			
Am29116A	High-Performance 16-Bit Bipolar Microprocessor			
Am29C116	High-Performance 16-Bit CMOS Microprocessor			
Am29C117	Two-Port Version of the Am29C116			
Am2914	Vectored Priority Interrupt Controller			
Am29300/C300	CMOS and Bipolar 32-Bit Microprogrammable Products Family			
Am29C327	CMOS Double-Precision Floating-Point Processor			
Am29C818	CMOS SSR Diagnostics Pipeline Register			



ORDERING INFORMATION (Am29CPL142)

Standard Products



Valid Combinations							
AM29CPL142	DC, DCB						

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

The Am29CPL142 is the ordering part number for devices packaged in 28-pin $\times 0.6''$ ceramic windowed DIP packages. All specifications and functional descriptions in this data sheet refer equally to the Am29CPL142 and AmCPL152, except for package drawings.

ORDERING INFORMATION (Am29CPL152)

Standard Products



Valid Combinations						
Am29CPL152	PC, DC,					
Am29CPL152-1	DCB, JC					

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

- * Plastic DIP and PLCC are One-Time Programmable (OTP) non-windowed packages.
- **Package is in development. Consult MIP Product Marketing for information.



or to check for newly

Group A Tests

Group A tests consists of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

*Preliminary; package in development.

combinations.

PIN DESCRIPTION

7

CC[SDI] Condition Code — TEST (Input)

Internally synchronized condition code test input is selected through the 4-bit test-condition select field. In the SSR mode, CC is also the Serial Data Input (SDI).

CLK Clock (Input)

The rising edge of the clock latches the PC register, count register, stack register, instruction-pipeline register, test-input register, CC register, reset input register, and the EQ flag.

P[15], P[14:8]/A[6:0] Upper General-Purpose Control (Outputs)

The upper eight general-purpose control outputs are enabled by the OE bit from the instruction-pipeline register. When OE is HIGH, these outputs are enabled; when OE is LOW, they are three stated.

A controller Expansion (EXP) cell can be programmed to set pins P[14:8] to output the program address A[6:0] from the PC MUX. These can be used to address external registered memories to provide more control outputs.

The contents of the internal count register (CREG) can also be routed to the control output pins P[14:8], using the OUTPUT instruction. Thus, the control outputs can be changed dynamically.

P[7:0] Lower General-Purpose Control (Outputs)

The lower eight general-purpose control outputs are permanently enabled. In the SSR diagnostics mode, P[7] becomes the diagnostic clock input (DCLK), P[6] becomes the diagnostic control input (MODE), and P[0] becomes the Serial Data Output (SDO). Both SDO and SDI are clocked by DCLK under control of the MODE bit.

RESET Optionally Registered Reset (input; Active LOW)

In registered mode, the first clock edge after $\overline{\text{RESET}}$ goes low latches $\overline{\text{RESET}}$ internally. The next clock edge loads the contents of location 127 decimal into the instruction-pipeline register and clears the EQ Flag. A programmable configuration bit allows the option of bypassing the synchronizing register. In this case, after $\overline{\text{RESET}}$ goes low, the output of the PC MUX is forced to all '1's (address 127 decimal) during the setup time, and the first clock edge loads the contents of location 127 decimal into the instruction-pipeline register and clears the EQ Flag. Note: by default, the $\overline{\text{RESET}}$ input is registered.

T[6:0] Optionally Registered Test (Inputs)

These Test inputs are internally synchronized. A set of programmable configuration bits allow the option of individually bypassing the synchronizing registers on the test inputs, so that inputs which are already synchronous need not experience an unnecessary delay. In conditional instructions, one of the inputs is selected according to the four bit test condition select field. T[6:0] can also be used as a branch address or as a value to be loaded into the counter.

Note: By default, the test inputs are registered.

FUNCTIONAL DESCRIPTION

Figure 1, the detailed block diagram of the Am29CPL142 FPC, shows logic blocks and interconnecting buses that permit parallel performance of different operations in a single instruction. The FPC consists of four main logic blocks: the program memory, address control logic, condition code selection logic, and instruction decode. A fifth optional block is the Serial Shadow Register (SSR).

The program memory contains the user-defined instruction flow and output sequence. The address control logic addresses the program memory. This control logic supports highlevel instruction functions including conditional branches, subroutine calls and returns, loops, and multiway branches. The condition code selection logic selects the condition code input to be tested when a conditional instruction is executed. The polarity of the selected condition code input is controlled by the POL bit in the microword. The instruction decode generates the control signals necessary to perform the instruction specified by the instruction part (P[33 : 16]) of the microword. The SSR enables in-system testing to isolate problems down to the IC level.

Program Memory

The FPC program memory is a 128-word by 34-bit EPROM with a 34-bit pipeline register at its output. The upper 18 bits (P[33:16]) of the pipeline register are internal to the FPC and form the instruction to control address sequencing. The format for instructions is: a 1-bit synchronous Output Enable OE, a 5-bit OPCODE, a 1-bit test polarity select POL, a 4-bit TEST condition select field, and a 7-bit immediate DATA field. The DATA field is used to provide branch addresses, test input masks, and counter values.

The lower 16 bits (P[15:0]) of the pipeline register are brought out as user-defined, general purpose control outputs. The upper eight control outputs (P[15:8]) are three-stated when OE is programmed as a LOW. The lower eight control bits (P[7:0]) are always enabled.

Outputs P[14:8] will contain the next instruction address when the optional bit EXP is set. The contents of the Counter Register can be sent to outputs P[14:8], regardless of whether the EXP fuse is programmed.



BD008350

- * These pins available only in SSR mode.
- ** These pins available only in normal mode.
- ** Each of T[6:0], CC, and RESET inputs can be individually registered or left unregistered as a programmable option.

Figure 1. Am29CPL142 Detailed Block Diagram

Address Control Logic

The address control logic consists of four logic blocks:

- PC GRP the program counter multiplexer (PC MUX), program counter register (PC) and combinatorial incrementer (PC + 1)
- STACK subroutine multiplexer (S MUX) with a 2-word by 7bit-wide stack
- CNTR count register (CREG) with counter multiplexer (C MUX), combinatorial decrementer (CREG – 1), and zero detect on count register
- GOTO-multifunction branch control logic

PC GRP

The PC GRP consists of a 4:1 multiplexer, a program counter (PC) register, and a 7-bit combinatorial incrementer (PC + 1). It selects the PC, PC + 1, the branch address, or the top of stack as the next instruction address input to the program memory and the PC.

In registered mode, the first clock edge after RESET goes low latches RESET internally. The next clock edge loads the contents of location 127 decimal into the instruction-pipeline register and clears the EQ Flag. A programmable configuration bit allows the option of bypassing the synchronizing register. In this case, after RESET goes low, the output of the PC MUX is forced to all '1's (address 127 decimal) during the setup time, and the first clock edge loads the contents of location 127 decimal into the instruction-pipeline register and clears the EQ Flag. Note: by default, the RESET input is registered.

STACK

The stack block consists of a 3:1 multiplexer (S MUX) that stores the data into the topmost location of the stack. The S MUX chooses from three sources: PC + 1, count register, and the top of the stack (for holding). PC + 1 is the input source when doing subroutine calls. PC MUX is the output destination when a returnfrom-subroutine instruction is performed.

CNTR

The CNTR block consists of a 4:1 multiplexer (C MUX) feeding a 7bit count register (CREG) which, in turn, outputs to a combinatorial decrementer (CREG – 1) and a zero-detect circuit. The CNTR block is typically used for timing functions and iterative loop counting.

The C MUX has the following input sources: top of stack, the branch-logic output, CREG - 1, and the CREG (for holding).

GOTO

The GOTO (branch control) logic block performs three functions:

- It provides a 7-bit value directly from the DATA field in the instruction pipeline register.
- (2) It provides a 7-bit branch address from the TEST inputs T[6:0] masked by the DATA field from the instruction pipeline register.
- (3) It compares the TEST inputs T[6:0] (masked by the MASK field in the instruction pipeline register) with the constant field comparison (see Instruction Format) in the pipeline register.

The EQ flip-flop is set according to the following expression:

EQ = [(TEST .AND. MASK) .XNOR. constant] .OR. EQ

The EQ flag can be tested by the condition-code selection logic. Multiple tests of any group of T inputs in a manner analogous to sum-of-products can be performed, since a no-match comparison does not reset the EQ flag. Any conditional branch on EQ will reset the EQ flag. Conditional returns on EQ will not change the EQ flag. RESET input LOW will reset the EQ flag.

NOTE: A zero in the MASK field blocks the corresponding bit in the TEST field; a one activates the corresponding bit.

The constant field bits that correspond to masked test field bits must be zero. A zero is substituted for masked test field bits. This masking operation is independent of the value of the POL bit.

Condition Code Selection Logic

The condition code selection logic consists of a 16:1 multiplexer. The 16 condition inputs are the seven test bits, the condition code input CC, the EQ flag, CREG ZERO status, and six UNCOND test conditions connected to zero for the unconditional mode. The TEST field in the pipeline register (P[26:23]) selects one of the 16 conditions. If one of the UNCOND is chosen, and the POL bit is a one, the instruction is executed with a "forced PASS" condition. If one of the UNCOND is chosen, and the POL bit is a zero, the instruction is executed with a "forced FAIL" condition. See opcode descriptions for more details.

The polarity bit POL in P[27] of the instruction pipeline register allows the user to test for either pass/true or fail/false condition. Refer to Table 2 for details.

Instruction Decode

The instruction decoder is a PLA that generates the control for 28 different instructions. The decoder inputs include the OPCODE field P[32:28], the zero detection flag from the CNTR, and the selected test condition code from the condition code select logic.

Operational Modes

The Am29CPL142 operates as a 7 bit microcontroller in normal mode, and there are several configuration bits which can be programmed to modify this normal operation (see figure below). By programming the EXP bit, the output pins P[14:8] can be used as the microprogram address for external registered memories to get a wider control output. The SSR bit allows on-chip diagnostic capabilities for in-system testing. The remaining bits serve to individually select whether the input pins will be internally synchronized or not. The default setting of these bits (unprogrammed, 1) will cause each pin to be internally synchronized, and so programming a given bit (to 0) will cause that corresponding input to bypass the synchronizing register.

EPROM – Configuration Bits

					EXP	SSR	Reset BYPASS
EPROM - Configuration Bits (input register bypass)							
CC BYPASS	T ₆ BYPASS	T ₅ BYPASS	T ₄ BYPASS	T3 BYPASS	T2 BYPASS	T ₁ BYPASS	T ₀ BYPASS

The SSR option provides on-chip diagnostic capabilities for insystem testing. This is accomplished by setting the appropriate conditions on the MODE control input. Note that this can only be done if the SSR diagnostics cell has been programmed. See Table 1.

The SSR diagnostics configuration activates a 34-bit-wide, D-type register, called a "shadow" register, on the pipeline register inputs. The shadow register can be serially loaded from the SDI pin, parallel loaded from the pipeline register, or held. The pipeline register can be loaded from the program memory in normal operation or from the shadow register during diagnostics. A redefinition of four device pins is required to control the different (SDI), P[0] becomes the serial data output (SDO), P[7] becomes the diagnostic clock (DCLK), and P[6] becomes the diagnostic and normal modes are shown in Table 1.

Serially loading a test instruction into the shadow register and parallel loading the shadow register contents into the pipeline register forces execution of the test instruction. The test result can then be clocked into the pipeline register, as in normal operation mode, parallel loaded into the shadow register, and serially shifted out for system diagnostics.



TABLE 1.								
Inputs Outputs								
SDI	MODE	DCLK	CLK	SDO	Shadow Register	Pipeline Register	Operation	
D	L	t	H,L,↓	So	S _{i-1} ← S _i S ₃₁ ← D	Hold	Serial Right Shift Register	
CC**	L	H,L,↓	1	L	Hold	Pi←EPROMi	Load Pipeline Register from EPROM	
L	н	t	H,L,↓	L	S _i ←P _i	Hold	Load Shadow Register from Pipeline* Register	
x	н	H,L,↓	¢	SDI	Hold	Pi←Si	Load Pipeline Register from Shadow Register	
н	н	t	H,L,↓	н	Hold	Hold	Hold Shadow Register	

* S7, S6 are undefined. If P[33] in the microword is a one, S15-S8 are loaded from the pipeline register. If P[33] in the microword is a zero, S15-S8 are loaded from an external source.

** During normal operation, this pin behaves as the CC test input.

FUNCTION TABLE DEFINITIONS

INPUTS

H = HIGH	D	= Serial Data
L = LOW	1	= LOW-to-HIGH transition
X = Don't Care	ŧ	= HIGH-to-LOW transition

TABLE 2.

Input Condition Being Tested	POL	Condition
0	0	Fail
0	1	Pass
1	0	Pass
1	1	Fail

Am29CPL142 INSTRUCTION SET DEFINITION

The stack consists of two registers; the top one is labeled Top of Stack (TOS), the bottom one is labeled Bottom of Stack (BOS). • = Other instruction P = Test Pass

- \odot = Instruction being described
- O = Register in part

- F = Test Fail
- X, Yare arbitrary values in the CREG or STACK

) = Register		X, Y are arbitrary v	values in the CREG or STACK
Opcode	Mnemonic	Description	Execution Example	Register Transfer Description
19	GOTOPL	IF (cond) THEN GOTO PL (data) Conditional branch to the address in the PL (DATA field). The EQ flag will be reset if the test field selects it and the condition pas- ses. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is execut- ed with a forced FAL condition, if the test field is UNCOND and POL = 0.	30 F 31 P L (DATA) P 40 41 41 PFE001420	lf (cond = true) Then PC ← PL(DATA) Else PC ← PC + 1
1F	GOTOTM	IF (cond) THEN GOTO TM (data) Conditional branch to the address defined by the T*M (T[6:0] under bitwise mask from the DATA field). This instruction is intended for multiway branches. The EQ flag will be reset if the test field se- lects it and the condition passes. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 0.	30 • 30 • 31 • 40 20 11 32 40 21 12 41 • PF001441	If (cond = true) Then PC ← T*M Else PC ← PC + 1
03	GOTOSTK	IF (cond) THEN GOTO (STACK) Conditional branch to the address at the top of the stack, or else continue. The EQ flag will be reset if the test field selects it and the condition passes. The instruction is executed with a forced PASS con- dition if the test field is UNCOND and POL = 1. The instruction is ex- ecuted with a forced FAIL condi- tion if the test field is UNCOND and POL = 0.	$30 \bigcirc F$ $31 \bigcirc TOS$ 40 41	lf (cond = true) Then PC ← TOS Else PC ← PC + 1
,			PF002680	
18	FORK	IF (cond) THEN GOTO PL (data) ELSE GOTO (STACK) Conditional branch to the address in the PL (DATA field) or the TOS. A branch to PL is taken if the condition is true and a branch to TOS if false. The EQ flag will be reset if the test field selects it and the condition passes. The instruc- tion is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The in- struction is executed with a forced FAIL condition, if the test field is UNCOND and POL = 0.	30 31 F TOS 50 PL 40 51 11 51 51 51 51 51 51 51 51	if (cond = true) Then PC ← PL(DATA) Else PC ← TOS

Opcode	Mnemonic	Description	Execution Example	Register Transfer Description
1C	CALPL	IF (cond) THEN CALL PL (data) Conditional jump to subroutine at the address in the PL (DATA field). The PC + 1 is pushed into the TOS as the return address. The EQ flag will be reset if the test field selects it and the condi- tion passes. The instruction is exe- cuted with a forced PASS condi- tion, if the test field is UNCOND and POL = 1. The instruction is ex- ecuted with a forced FAIL condi- tion, if the test field is UNCOND and POL = 0.	BOS TOS PC+1 P 40 P 4	If (cond = true) Then BOS ← TOS TOS ← PC + 1 PC ← PL(DATA) Else PC ← PC + 1
1E	CALTM	IF (cond) THEN CALL TM (data) Conditional jump to subroutine at the address specified by the T [*] M (T[6:0] under bitwise mask from the DATA field). The PC + 1 is pushed into the TOS as the return address. The EQ flag will be reset if the test field selects it and the condition passes. The instruction is executed with a forced PASS con- dition, if the test field is UNCOND and POL = 1. The instruction is ex- ceuted with a forced FAIL condi- tion, if the test field is UNCOND and POL = 0.	$30 \bigoplus_{p=40}^{30} BOS TOS TOS TOS TOS TOS TOS TOS TOS TOS T$	If (cond = true) Then BOS \leftarrow TOS TOS \leftarrow PC + 1 PC \leftarrow T*M Else PC \leftarrow PC + 1
			PF002710	
02	RET	IF (cond) THEN RET Conditional return from subroutine. The TOS provides the return from subroutine address and the stack is popped. The instruction is exe- cuted with a forced PASS condi- tion, if the test field is UNCOND and POL = 1. The instruction is ex- ecuted with a forced FAIL condi- tion, if the test field is UNCOND and POL = 0.	BOS TOS 30^{4} x 32^{2} PC+1 31^{4} 40^{4} 32^{4} TOS BOS 33^{4} 42^{4} 41^{6} F TOS BOS 33^{4} 42^{4} 42^{6} x 42^{6} x 42^{6} x 42^{6} x	If (cond = true) Then PC ← TOS TOS ← BOS Else PC ← PC + 1
00	RETPL	IF (cond) THEN RET, LOAD PL (data) Conditional return from subroutine and load the CREG from the PL (DATA field). The TOS provides the return from subroutine address and the stack is popped. The in- struction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The in- struction is executed with a forced FAIL condition, if the test field is UNCOND and POL = 0.	BOS TOS $30 \rightarrow \frac{1}{X} \rightarrow \frac{32}{32}$ PC+1 $31 \rightarrow \frac{50}{510}$ TOS BOS $32 \rightarrow \frac{510}{52}$ CREG $53 \rightarrow \frac{52}{7}$ CREG $53 \rightarrow \frac{52}{7}$ PL (DATA) PF002730	If (cond = true) Then PC ← TOS TOS ← BOS CREG+ PL(DATA) Else PC ← PC+1







Opcode	Mnemonic	Description	Execution Example	Register Transfer Description
0A	LPTM	WHILE (CREG <> 0) LOOP TO TM (data) Conditional loop to the address T*M (T(6:0) under bitwise mask from the DATA field). This instruc- tion should be placed at the bot- tom of an iterative loop. If CREG is not equal to zero, it is decrem- ented (signifying completion of an iteration), and a branch to the ad- dress specified by T*M (top of the loop) is executed. If CREG is equal to zero, looping is complete and the next sequential instruction is executed. This does not depend on the pass/fail condition. The EQ flag will be reset if the test field selects it and CREG is not equal to zero.	$30 \rightarrow 0$ $32 \rightarrow CREG DECREMENTER$ $30 \rightarrow 0 \rightarrow$	While (CREG ≠ 0) CREG ← CREG - 1 PC = T*M End While PC ← PC + 1
OF	LPSTK	WHILE (CREG <> 0) LOOP TO (STACK) Conditional loop to the address in the TOS. If CREG \neq 0, the CREG is decremented and a branch to the TOS address is exe- cuted. If the CREG = 0, looping is complete, the stack is popped, and the next sequential instruction is executed. This instruction does not depend on the pass/fail condi- tion. The EQ flag will be reset if the test field selects it and CREG is not equal to zero.	30 31 32 32 33 \bigcirc CREG $\neq 0$ 33 \bigcirc TOS 34 CREG = 0 TOS TOS BOS \bigcirc \checkmark \checkmark \bigcirc \bigcirc \checkmark \checkmark \bigcirc \bigcirc \checkmark \checkmark \bigcirc \bigcirc \bigcirc \checkmark \checkmark \bigcirc \bigcirc \checkmark \checkmark \bigcirc \bigcirc \checkmark \checkmark \bigcirc \bigcirc \checkmark \checkmark \checkmark \bigcirc \checkmark \checkmark \bigcirc \checkmark \checkmark \bigcirc \checkmark \checkmark \bigcirc \checkmark \checkmark \checkmark \bigcirc \checkmark \checkmark \circlearrowright \checkmark \circlearrowright \checkmark \checkmark \circlearrowright \checkmark \circlearrowright \checkmark \circlearrowright \checkmark \circlearrowright \circlearrowright \checkmark \circlearrowright \checkmark \circlearrowright \checkmark \circlearrowright \checkmark \circlearrowright \circlearrowright \checkmark \circlearrowright \checkmark \circlearrowright \circlearrowright \circlearrowright \checkmark \circlearrowright	While (CREG \neq 0) CREG + CREG - 1 PC + TOS End While TOS + BOS PC + PC + 1
1A	WAITPL	IF (cond) THEN GOTO PL (data) ELSE WAIT Conditional Hold. The current in- struction will be refetched and ex- ecuted until the condition under test becomes true. When true, a branch to the address in the PL (DATA field) is executed. The EQ (flag will be reset if the test field selects it and the condition pas- ses. The instruction is executed with a forced PASS condition, if the test field is UNCOND and POL = 1. The instruction is execut- ed with a forced FAIL condition, if the test field is UNCOND and POL = 0.	2F00281 30 31 9 9 9 9 9 9 9 1 (DATA) 40 41 40 41 9 9 9 900281	o If (cond ≕ true) Then PC ← PL(DATA) Else PC ← PC
18	WAITTM	IF (cond) THEN GOTO TM (data), ELSE WAIT Conditional Hold. The current in- struction will be refetched and ex- ecuted until the condition under test becomes true. When the con- dition is true, a branch to the T*M address (T[6:0] under bitwise mask from the DATA field) is executed. The EQ flag will be reset if the test field selects it and the condi- tion passes. The instruction is exe- cuted with a forced PASS condi- tion, if the test field is UNCOND and POL = 1. The instruction is ex- ecuted with a forced FAIL condi- tion, if the test field is UNCOND and POL = 0.	30 31 PC F 40 20 10 41 21 11 PF002660	If (cond = true) Then PC ← T*M Else PC ← PC



MICROINSTRUCTIONS BASED ON TEST CONDITIONS

				Condition	Pass			Conditio	on Fail		
Opcode	Mnemonic	Assembler Statement	PC MUX	STACK	CREG	EQ FLAG	PC MUX	STACK	CREG	EQ FLAG	Notes
00	RETPL	IF (cond) THEN RET, LOAD PL (data)	TOS	Рор	Load PL	NC	PC + 1	Hold	Hold	NC	5
01	OUTPUT	IF (cond) THEN OUTPUT	PC + 1	Hold	Hold	NC	PC + 1	Hold	Hold	NC	1
02	RET	IF (cond) THEN RET	TOS	Рор	Hold	NC	PC + 1	Hold	Hold	NC	5
03	GOTOSTK	IF (cond) THEN GOTO (STACK)	TOS	Hold	Hold	Reset	PC + 1	Hold	Hold	NC	3
04	LDPL	IF (cond) THEN LOAD PL (data)	PC + 1	Hold	Load PL	NC	PC + 1	Hold	Hold	NC	
05	PSHCNTR	IF (cond) THEN PUSH (CREG)	PC + 1	Push CREG	Hold	NC	PC + 1	Hold	Hold	NC	6
06	LDTM	IF (cond) THEN LOAD TM (data)	PC + 1	Hold	Load TM	NC	PC + 1	Hold	Hold	NC	
07	POP	IF (cond) THEN POP	PC + 1	Рор	Hold	NC	PC + 1	Hold	Hold	NC	5
0B	DEC	IF (cond) THEN DEC	PC + 1	Hold	DEC	NC	PC + 1	Hold	Hold	NC	
14	PSHPL	IF (cond) THEN PUSH, LOAD PL (data)	PC + 1	Push PC + 1	Load PL	NC	PC + 1	Hold	Hold	NC	6
15	PSH	IF (cond) THEN PUSH	PC + 1	Push PC + 1	Hold	NC	PC + 1	Hold	Hold	NC	6
16	PSHTM	IF (cond) THEN PUSH, LOAD TM (data)	PC + 1	Push PC + 1	Load TM	NC	PC + 1	Hold	Hold	NC	6
17	POPCNTR	IF (cond) THEN POP TO (CREG)	PC + 1	Рор	Load TOS	NC	PC + 1	Hold	Hold	NC	5
18	FORK	IF (cond) THEN GOTO PL (data) ELSE GOTO (STACK)	PL	Hold	Hold	Reset	TOS	Hold	Hold	NC	3
19	GOTOPL	IF (cond) THEN GOTO PL (data)	PL	Hold	Hold	Reset	PC + 1	Hold	Hold	NC	3
1A	WAITPL	IF (cond) THEN GOTO PL (data) ELSE WAIT	PL	Hold	Hold	Reset	PC	Hold	Hold	NC	3
1B	WAITTM	IF (cond) THEN GOTO TM (data) ELSE WAIT	тм	Hold	Hold	Reset	PC	Hold	Hold	NC	3
1C	CALPL	IF (cond) THEN CALL PL (data)	PL	Push PC + 1	Hold	Reset	PC + 1	Hold	Hold	NC	3,6
1E	CALTM	IF (cond) THEN CALL TM (data)	тм	Push PC + 1	Hold	Reset	PC + 1	Hold	Hold	NC	3, 6
1F	GOTOTM	IF (cond) THEN GOTO TM (data)	тм	Hold	Hold	Reset	PC + 1	Hold	Hold	NC	3

Key: TOS = Top of Stack

PC = Program Counter

CREG= Counter Register

PL = Pipeline (DATA) Field

TM = Test Inputs Masked by PL (DATA) Field

DEC = Decrement

BOS = Bottom of Stack

NC = No Change

Notes: See notes on next page.

MICROINSTRUCTION DEPENDENT ON CREG

						• •.					
				CREQ =	= 0			CREG	≠ 0		
Opcode	Mnemonic	Assembler Statement	PC MUX	STACK	CREG	EQ FLAG	PC MUX	STACK	CREG	EQ FLAG	Notes
08	LPPL	WHILE (CREG<>0) LOOP TO PL (data)	PC + 1	Hold	Hold	NC	PL	Hold	DEC	Reset	4
0A	LPTM	WHILE (CREG<>0) LOOP TO TM (data)	PC + 1	Hold	Hold	NC	тм	Hold	DEC	Reset	4
0C	DECPL	WHILE (CREG<>0) WAIT ELSE LOAD PL (data)	PC + 1	Hold	Load PL	NC	PC	Hold	DEC	NC	
0E	DECTM	WHILE (CREG<>0) WAIT ELSE LOAD TM (data)	PC + 1	Hold	Load TM	NC	PC	Hold	DEC	NC	
0F	LPSTK	WHILE (CREG<>0) LOOP TO (STACK)	PC + 1	Рор	Hold	NC	TOS	Hold	DEC	Reset	4

MICROINSTRUCTION DEPENDENT ON TEST CONDITION AND CREG VALUE

				Condition Pass			Condition Fail					
Opcode	Mnemonic	Assembler Statement	CREG Content	PC MUX	STACK	CREG	EQ FLAG	PC MUX	STACK	CREG	EQ FLAG	Notes
1D	DECGOPL	IF (cond) THEN GOTO PL (data)	≠0	PL	Hold	Hold	Reset	PC	Hold	DEC	NC	3
	DECGOPL	ELSE WHILE (CREG<>0) WAIT	= 0	PL	Hold	Hold	Reset	PC + 1	Hold	Hold	NC	3

UNCONDITIONAL MICROINSTRUCTIONS

Opcode	Mnemonic	Assembler Statement	PC MUX	STACK	CREG	EQ FLAG	Notes
0D	CONT	CONTINUE	PC + 1	Hold	Hold	NC	2
10-13 (100XX) Binary	СМР	CMP TM (mask) TO PL (constant)	PC + 1	Hold	Hold	Set	7

Key: TOS = Top of Stack

BOS = Bottom of Stack

PC = Program Counter

CREG= Counter Register

PL = Pipeline (DATA) Field

- TM = Test Inputs Masked by MASK Field
- DEC = Decrement
- NC = No Change

Notes: 1. If Condition Passes, Output CREG contents on next clock cycle.

- 2. If Condition = EQ, reset EQ flag.
- 3. If Condition = EQ and Condition Passes, reset EQ flag.
- 4. If Condition = EQ and CREG \neq 0, reset EQ flag.
- 5. When Stack is popped, BOS is transferred to TOS.
- 6. When Stack is pushed, TOS is transferred to BOS before value is written into TOS.
- 7. Set EQ Flag if CONST field = T*M.



Using The Am29CPL142 To Address External Registered PROM

When the EXP cell is programmed, the program memory MUX is output over pins P[14:8]/A[6:0]. This feature can be used to extend the width of the output control word when external registered PROMs are used. In Figure 5 below, the Am29CPL142 addresses external registered PROMs to pro-

vide an output control word (9 + N) bits wide (where N is the bit width of the PROMs).

When the OUTPUT instruction is executed, the CREG contents are output over pins P[14:8]/A[6:0] on the following cycle. Consequently, if the CREG contents must be read after programming the EXP cell, the system design should be modified to handle this exception.



Figure 5. Using Am29CPL142 to Address External Registered PROMs

PROGRAMMING

The Am29CPL142 FPC controller is programmed using a simple algorithm. The internal EPROM is organized as a 128-word by 34-bit array. The array is divided up into five bytes for programming. Data is written byte-wide through pins P[15:8] using a simple sequence of voltages on two pins (CLK and RESET). The Am29CPL142 uses pins P[7:5] for byte addressing; the EPROM array resides in the five lower bytes (0 through 4), while the most significant byte (7) is reserved for User Configuration Registers. Bytes 5 and 6 are not used on the Am29CPL142. Pins T[6:0] are used to address the word.

The Am29CPL142 programming cycle is shown in Figure 7. Each programming cycle consists of a program mode followed by a verify mode. To begin programming, the CLK pin is raised from a TTL level to Vpp. The AM29CPL142 enters program mode and disables output pins P[15:5] and accepts these pins as data I/O and address inputs. Now that the chip is in program mode, the RESET pin controls the program and verify modes. With a TTL-level HIGH on RESET, the data I/O is in high impedance, and the program data (P[15:8]) and address (P[7:5], T[6:0]) can be set up. The data is written into memory by applying VPP to RESET for time TW(PGMi) as described in the Program Parameter table. RESET is then switched back to a TTL-level HIGH, and the program data is removed. The verify (Read) cycle begins when RESET is switched to a TTL LOW level and the data resident at the addressed byte is output on the data I/O (P[15:8]). Raising RESET back to a TTL-level HIGH completes one programming cycle.

To ensure reliable programming if the data does not verify, the programming cycle could be repeated up to a total of 25 times. After a valid verification, a final overprogramming should be executed using a $V_{CC} = 5.0$ V and an extended pulse width $T_{W}(PGMf)$ equal to twice the sum of initial programming pulse width. At the conclusion of programming the Am29CPL142, the EPROM memory should be reverified for correct data at all addresses using two supply voltages ($V_{CC} = 5.5$ V and $V_{CC} = 4.5$ V).

Erasure

In order to fully erase all memory locations, it is necessary to expose the memory array to an ultraviolet light source having a wavelength of 2537 Angstroms. The minimum recommended dose (UV intensity x exposure time) is 15 Wsec/cm². For a UV lamp with a 12 mW/cm² power rating, the exposure time would be about 30 minutes. The device should be located one inch from the source in a direct line.

It should be noted that erasure will begin with exposure to light having wavelengths less than 4000 Angstroms. To prevent exposure to sunlight or fluorescent lighting, an opaque label should be affixed over the window after programming.

One-Time Programmable (OTP) Am29CPL142 devices are available in plastic and are ideal for volume production. They can be inventoried unprogrammed and used with current software revisions; there is no window to be covered to prevent light from changing data.



Row decoding is performed as a straight binary decode of pins T[6:0]. Column decoding is accomplished by the combination of the byte select and the bit select inputs. As an example, when P[7:5] are all zero and select byte 0, and T[6:0] are all zero and select row 0, then P[15:8] can be used to program the 8 bits in byte 0 of row 0. These are identified as C_7 through C_0 , and are JEDEC cells 26 through 33 respectively.

Figure 6. Programming Configuration

Parameter Symbol	Parame Descrip		Min.	Тур.	Max	Unit
V _{CC}	Supply Voltage	$I_{CC} = 50 \text{ mA}$	5.75	6.0	6.25	V
VPP	Programming Voltage	I _{PP} = 30 mA	13	13.5	14	v
VIH	Input HIGH Level		2.4		5.5	V
VIL	Input LOW Level		0		0.5	v
tw (PGMi)	Program Pulse Duration (Initial)		0.95		1.05	ms
tw (PGMf)	Program Pulse Duration (Final)		2.0		50	ms
t _{AS}	Address Setup Time		2			μs
t _{DS}	Data Setup Time		2			μs
t _{SU} (V _{PP})	VPP Setup Time		2			μs
t _{AH}	Address Hold Time		1			μs
t _{DH}	Data Hold Time		1			μs
t _{DV}	Data Valid from RESET LOW	V			100	ns
tDF	Data Float from RESET HIG	Н	0		100	ns



WF026680

Figure 7. Programming Waveforms

ABSOLUTE MAXIMUM RATINGS

OPERATING BANGES

Storage Temperature-65 to +150°C (Ambient) Temperature Under Bias-55 to +125°C Supply Voltage to Ground Potential

(Pin 28 to Pin 14) Continuous0.5 V to +7.0 V
DC Voltage Applied to Outputs0.3 V to +V _{CC} +0.3 V
DC Input Voltage0.3 V to +V _{CC} +0.3 V
DC Input Current10 mA to +10 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliabilitv.

Commercial (C) Devices Ambient Temperature (TA)0 to +70°C Supply Voltage (V_{CC})+4.50 to +5.50 V Military* (M) Devices

Ambient Temperature (TA)-55 to +125°C Supply Voltage (V_{CC}) +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

*Military Product 100% tested at T_A = + 25°C, + 125°C and -55°C.

Thermal Impedance Values ($heta_{JA}$), Typical 28-Pin Plastic DIP (PDS028) 50°C/W 28-Pin Leadless Chip Carrier CLV028)...... 55°C/W

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	$V_{CC} = Min.,$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ $COM'L \qquad I_{OH} = -3.0 \text{ mA}$ $MIL \qquad V_{IOH} = -1.0 \text{ mA}$	- 2.4		v
V _{OL}	Output LOW Voltage	V _{CC} = Min., COM'L I _{OL} = 16 mA V _{IN} = V _{IL} or V _{IH} MIL I _{OL} = 12 mA	-	0.50	v
V _{IH} (Note 1)	Input HIGH Level	Guaranteed Input Logical HIGH Voltage for All Inputs			v
V _{IL} (Note 1)	Input LOW Level	Guaranteed Input Logical LOW Voltage for All Inputs		0.8	v
ΙL	Input LOW Current	V _{CC} = Max. V _{IN} = 0.5 V		-10	μA
μн	Input HIGH Current	V _{CC} = Max. V _{IN} = V _{CC} - 0.5 V		10	μΑ
lozн	Output Leakage Current	$V_{CC} = Max., V_{IL} = 0.8 V$ $V_{O} = 2.4 V$	1	10	
lozl	(Note 3)	$V_{IH} = 2.0 V$ $V_{O} = 0.5 V$		-10	μΑ
		COM'L CMOS, VIN = VCC or GND		115	
lcc	Power Supply Current	$T_A = 0$ to 70°C TTL, $V_{IN} = 0.5$ V or 2.4 V		125	.
	Tower Supply Sullent	MIL CMOS, VIN = VCC or GND		130	mA
-	M	$T_A = -55$ to 125°C TTL, $V_{IN} = 0.5$ V or 2.4 V		140	
C _{PD}	Power Dissipation Capacitance (Note 4)	V _{CC} = Max. T _A = 25°C No Load	100	pF	Typical

Notes: 1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included. I/O pin leakage is the worst-case of IO2X or IIX (where X = H or L).
 Use CMOS I_{CC} when the device is driven by CMOS circuits and TTL I_{CC} when the device is driven by TTL circuits.

4. The dynamic current consumption is:

 I_{CC} (Total) = I_{CC} (Static) + (C_{PD} + nC_L) V_{CC} (f/2), where f is the clock frequency, C_L is the load capacitance, and n is the number of loads.

CAPACITANCE*

Paramoter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
CI (RESET)	Input Capacitance	f = 1 MHz		25	
CI (All others)	Input Capacitance	$T_A = -55^{\circ}C$ to $+ 125^{\circ}C$		15	pF
C ₀	Output Capacitance	$V_{CC} = 4.5 V$ to 5.5 V		15	

* These capacitances are tested on a sample basis.

		Demonster		Am29C	PL142	
No.	Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
1		CLK to P[15:0]			20	ns
2		CLK to A[6:0]			30	ns
3	t _{PD}	DCLK to SDO			30	ns
4	1	Mode to SDO			30	ns
5		SDI to SDO			30 📎	ns
6		T[6:0] to CLK, Registered Mode	4	6		ns
7	1	T[6:0] to CLK, Asynch. Mode (Note 1)		15	12 1 A	ns
8		CC to CLK, Registered Mode		6		ns
9		CC to CLK, Asynch. Mode (Note 1)		15		ns
10	1 .	RESET to CLK, Registered Mode		6	- All	ns
11	1	RESET to CLK, Asynch. Mode		15		ns
12	ts	Mode to CLK		30		ns
13	1	Mode to DCLK		30		ns
14	1	SDI to DCLK		30		ns
15		P[15:8] to DCLK		30		ns
16	6	T[6:0] to CLK	See Test	0		ns
17		CC to CLK	Output Load	0		ns
18		RESET to CLK	Conditions	0		ns
19	Ти	Mode to CLK		0		ns
20		Mode to DCLK		0		ns
21		SDI to DCLK		0		ns
22		P[15:8] to DGLK		0		ns
23	t _{PZX}	CLK to P[15:8] Enable			20	ns
24	tpxz	CLK to P[15:8] Disable			30	ns
25	tew	CLK Pulse Width		15		ns
26	tewo	DCLK Pulse Width		25		ns
27	tp	CLK Period (Note 1)		40		ns

Notes: 1. These parameters are measured indirectly on unprogrammed devices. They are determined as follows:

a. Measure delay from input (T[6:0], or CLK) to EPROM address out in test mode. This will measure the delay through the sequence logic.
b. Measure setup time from T[6:0] input through EPROM test columns to pipeline register in verify test column mode. This will measure the delay through the EPROM and register setup.
c. Measure delay from T[6:0] input to EPROM address out in verify test column mode. This will measure the delay through the Leroom address out in verify test column mode. This will measure and PITGOD outputs.

and P[15:0] outputs. To calculate the desired parameter measurement the following formula is used: Measurement (a) + Measurement (b) – Measurement (c)

CLK PERIOD: CLK (a) + (b) - (c) = CLK PERIOD

	Parameter	Parameter		Am290	CPL152	Am290	CPL152-1	
No.	Symbol	Description	Test Conditions	Min.	Max.	Min.	Max.	Unit
1		CLK to P[15:0]			25		20	ns
2		CLK to A[6:0]]		35		30	ns
3	t _{PD}	DCLK to SDO			35	i de la composición d Na composición de la c	30	ns
4		Mode to SDO			35	. N	30	ns
5		SDI to SDO			35		30	ns
6		T[6:0] to CLK, Registered Mode		8		8	\sim	ns
7	1	T[6:0] to CLK, Asynch. Mode (Note 1)	No Seria	20	$-\lambda_{22}\lambda_{1}$	20		ns
8		CC to CLK, Registered Mode	レイシント	>8 \	$\sum \sum_{i=1}^{n}$	8		ns
9	7	CC to CLK, Asynch. Mode (Note 1)	1 d Viel 64	20	1.1	20		ns
10	7	RESET to CLK, Registered Mode	レオーム イン	8	1	8		ns
11	7	RESET to CLK, Asynch. Mode	EX VESS	20		20		ns
12	ts	Mode to CLK		35		30		ns
13	1	Mode to DCLK	1637 1632~~	35		30		ns
14	1	SDI to DCLK	1 (3)(2) - (2) - (2)	35		30		ns
15	7	P[15:8] to DCLK	1977 (S	35		30		ns
16		T[6:0] to CLK	See Test	0		0		ns
17		CC to CLK	Output Load	0		0		ns
18	- Starten	RESET to CLK	Conditions	0		0		ns
19	Th 🔪	Mode to CLK		0		0		ns
20		Mode to DCLK	1	0		0		ns
21	1 1960 1	SDI to DCLK]	0		0		ns
22	- MACAD	P[15:8] to DCLK]	0		0		ns
23	tpzx	CLK to P[15:8] Enable	1		25		20	ns
24	tPXZ	CLK to P[15:8] Disable]		35		30	ns
25	tpw	CLK Pulse Width	1	20		15		ns
26	t _{PWD}	DCLK Pulse Width]	30		25		ns
27	tp	CLK Period (Note 1)]	50		40		ns
28	1. Sector	DCLK Period	1	60		50		ns

Notes: 1. These parameters are measured indirectly on unprogrammed devices. They are determined as follows: a. Measure delay from input (T[6:0], or CLK) to PROM address out in test mode. This will measure the delay through the sequence

a. Measure delay from input (I[6:0], or CLN) to PROM address out in test mode. This will measure the delay from T[6:0] input through PROM test columns to pipeline register in verify test column mode. This will measure the delay through the PROM and register setup.
c. Measure delay from T[6:0] input to PROM address out in verify test column mode. This will measure the delay through the PROM address out in verify test column mode. This will measure the delay through the logic and P[15:0] outputs.
To calculate the desired parameter measurement the following formula is used:

Measurement (a) + Measurement (b) – Measurement (c)
CLK PERIOD:
CLK (a) + (b) – (c) = CLK PERIOD

SWITCHING WAVEFORMS

KEY TO SWITCHING WAVEFORMS





WF026690

Normal Configuration



- S₁, S₂, and S₃ are closed during function tests and all AC tests except output enable tests.
- 3. S1 and S3 are closed while S2 is open for tp_{ZH} test.
- 4. $C_L = 5.0 \text{ pF}$ for output disable tests.









Pulse Width

Enable and Disable Times

WFR02680

- Notes: 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
 - 2. S₁, S₂, and S₃ of Load Circuit are closed except where shown.

Note: Pulse generator for all pulses: Rate \leq 1.0 MHz; Z₀ = 50 Ω : t_r \leq 2.5 ns.

Test Philosophy and Methods

The following points give the general philosophy that we apply to tests that must be properly engineered if they are to be implemented in an automatic environment. The specifics of what philosophies applied to which test are shown.

- 1. Ensure the part is adequately decoupled at the test head. Large changes in supply current when the device switches may cause function failures due to V_{CC} changes.
- Do not leave inputs floating during any tests, as they may oscillate at high frequency.
- 3. Do not attempt to perform threshold tests at high speed. Following an input transition, ground current may change by as much as 200 mA in 5-8 ns. Inductance in the ground cable may allow the ground pin at the device to rise by hundreds of millivolts momentarily. Current level may vary from product to product.
- 4. Use extreme care in defining input levels for AC tests. Many inputs may be changed at once, so there will be significant noise at the device pins that may not actually reach V_{IL} or V_{IH} until the noise has settled. AMD recommends using V_{IL} ≤ 0 V and V_{IH} ≥ 3.0 V for AC tests.
- To simplify failure analysis, programs should be designed to perform DC, Function, and AC tests as three distinct groups of tests.
- 6. Capacitive Loading for AC Testing

Automatic testers and their associated hardware have stray capacitance that varies from one type of tester to another but is generally around 50 pF. This, of course, makes it impossible to make direct measurements of parameters that call for smaller capacitive load than the associated stray capacitance. Typical examples of this are the so-called "float delays," which measure the propagation delays into the high impedance state and are usually specified at a load capacitance of 5.0 pF. In these cases, the test is performed at the higher load capacitance (typically 50 pF) and engineering correlations based on data taken with a bench set up are used to predict the result at the lower capacitance.

Similarly, a product may be specified at more than one capacitive load. Since the typical automatic tester is not capable of switching loads in mid-test, it is impossible to make measurements at both capacitances even though they may both be greater than the stray capacitance. In these cases, a measurement is made at one of the two capacitances. The result at the other capacitance is predicted from engineering correlations based on data taken with a bench set up and the knowledge that certain DC measurements (I_OH, IOL, for example) have already been taken and are within spec. In some cases, special DC tests are performed in order to facilitate this correlation.

7. Threshold Testing

The noise associated with automatic testing (due to the long inductive cables), and the high gain of the tested device when in the vicinity of the actual device threshold, frequently give rise to oscillations when testing high-speed speed circuits. These oscillations are not indicative of a reject device, but instead, of an overtaxed test system. To minimize this problem, thresholds are tested at least once for <u>each</u> input pin. Thereafter, "hard" high and low levels are used for other tests. Generally this means that function and AC testing are performed at "hard" input levels rather than at V_{L} Max. and V_{IH} Min.

8. AC Testing

Occasionally, parameters are specified that cannot be measured directly on automatic testers because of tester limitations. Data input hold times often fall into this category. In these cases, the parameter in question is guaranteed by correlating these tests with other AC tests that have been performed. These correlations are arrived at by the cognizant engineer by using data from precise bench measurements in conjunction with the knowledge that certain DC parameters have already been measured and are within spec.

In some cases, certain AC tests are redundant since they can be shown to be predicted by other tests that have already been performed. In these cases, the redundant tests are not performed.





*For reference only. All dimensions are measured in inches. BSC is an ANSI Standard for Basic Space Centering.



*Package is in development. Consult MIP Product Marketing for information.

North American

ALABAMA	
ARIZONA	242-4400
CALIFORNIA,	
Culver City	645-1524
Newport Beach(714)	752-6262
Newport Beach	560-7030
San Jose	452-0500
Woodland Hills	992-4155
CANADA, Ontario,	
Kanata	592-0060
willowdale	224-5193
COLORADO	741-2900
CONNECTICUT	264-7800
FLORIDA,	500 0074
Clearwater	530-9971
Ft. Lauderdale(305) Orlando	776-2001
GEORGIA(404)	449-7920
ILLINOIS,	770 4400
Chicago	773-4422
(312)	505-9517
INDIANA	244-7207
KANSAS	451-3115
INDIANA (317) KANSAS (913) MARYLAND (301) MASSACHUSETTS (301)	/96-9310
MASSACHUSETTS	2/3-39/0
MINNESOTA	938-0001
NEW JERSEY,	401-0110
Cherry Hill	662-2900
Parsippany	299-0002
NEW YORK.	200 0002
liverpool (315)	457 5400
Liverpool	437-3400
Woodbury (516)	364-8020
NORTH CAROLINA(919)	070 0111
OHIO.	0/0-0111
Columbus	891-6455
Dayton	439-0470
OREGON	
	398-8006
PENNSYLVANIA (215) SOUTH CAROLINA (803)	772-6760
TEXAS	
Austin	346-7830
Dallas	934-9099
Houston	785-9001
WASHINGTON	
WISCONSIN	792-0590
, , ,	
International	
BELGIUM, Bruxelles TEL	771-91-42
FAX (02)	762-37-12

BELGIUM, Bruxelles	TEL	
	FAX	
	TLX	
FRANCE, Paris	TEL	(1) 49-75-10-10
	FAX	(1) 49-75-10-13
	TIX	
WEST GERMANY,		
Hannover area	TEL	
	FAX	(0511) 736085
	TLX	
München	TEL	
	FAX	
	TLX	
Stuttgart	TEL	
9	FAX	
	TIX	721882
HONG KONG	TEL	852-5-8654525
	FAX	
	TIX	
ITALY, Milan	TFI	(02) 3390541
· · · · · · · · · · · · · · · · · · ·		(02) 3533241
	FAX	
	TIY	
JAPAN.	I LA	
Kanagawa	TEI	460 47 0011
nanayawa		462-47-2911 462-47-1729
	FAA	

International (Continued)

international (0	Continued)	
Tokyo	TEL	
	FAX	
	TIX	J24064AMDTKOJ
Osaka	TEL	
	FAX	06-243-3253
KOREA, Seoul	<u>TEL</u>	
	FAX	
LATIN AMERICA,		(005) 404 0000
Ft. Lauderdale		
	FAX	
NODWAY Havik	+=	
NORWAY, HOVIK		
	TIY	
SINGAPORE	TEI	
SINGAPORE	FAX	65-2246113
	TLX	
SWEDEN		
Stockholm	TEL	
	FAX	
	TLX	
TAIWAN	<u>TLX</u>	
UNITED KINGDOM,		(0925) 828008
Manchester area		
Landan araa		
London area		
	TI 2	
	I LA	

North American Representatives...

north American hepresentati		
CANADA		
Burnaby, B.C.		
DAVETEK MARKETING	(604)	430-3680
Calgary, Alberta	(100)	
VITEL ELECTRONICS	(403)	2/8-5855
Kanata, Ontario VITEL ELECTRONICS	(613)	=00 00Q0
Mississauga, Ontario	(010)	292-0030
VITEL ELECTRONICS	(416)	676-9720
Quebec	(410)	0/0-0/20
VITEL ELECTRONICS	(514)	636-5951
IDAHO	• •	
INTERMOUNTAIN TECH MKTG	(208)	888-6071
ILLINOIS	•	
HEARTLAND TECHNICAL MARKETING	(312)	577-9222
INDIANA		I
ELECTRONIC MARKETING		
CONSULTANTS, INC	(317)	921-3452
IOWA	(040)	
LORENZ SALES	(319)	37/-4000
KANSAS Morriam LOPENZ SALES	(013)	004 6556
Merriam – LORENZ SALES Wichita – LORENZ SALES	(910)	384-0000
	(310)	/21-0500
KENTUCKY		ŀ
ELECTRONIC MARKETING	(017)	001 9459
CONSULTANTS, INC	(317)	921-3402
MICHIGAN		E040
Birmingham – MIKE RAICK ASSOCIATES	(313)	644-5040
Holland – COM-TEK SALES, INC Novi – COM-TEK SALES, INC	1213	399-1210
	(315)	344-1405
MISSOURI LORENZ SALES	(014)	007 4559
NEBDASKA		
NEBRASKA LORENZ SALES	(402)	475-4660
NEW MEXICO		
THORSON DESERT STATES	(505)	293-8555
NYCOM, INC	(315)	437-8343
OHIO		
Centerville - DOLFUSS ROOT & CO		
Columbus – DOLFUSS ROOT & CO	. (614)	885-4844
Strongsville – DOLFUSS ROOT & CO	. (216)	238-0300
PENNSYI VANIA	• •	
DOLFUSS ROOT & CO	(412)	221-4420
R ² MARKETING	. (801)	595-0631
WISCONSIN		
HEARTLAND TECHNICAL MARKETING	.(414)	796-1128

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, guard banding, design and other practices common to the industry. For specific testing details contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.

Advanced Micro Devices, Inc. 901 Thompson Place, P.O. Box 3453, Sunnyvale, CA 94088, USA Tel: (408) 732-2400 • TWX: 910-339-9280 • TELEX: 34-6306 • TOLL FREE: (800) 538-8450 APPLICATIONS HOTLINE TOLL FREE: (800) 222-9323 • (408) 749-5703

