

12-BIT HIGH SPEED D/A CONVERTERS


- ALL GRADES 12-BIT MONOTONIC OVER TEMPERATURE
- DIFFERENTAL NONLINEARITY TO ±0.012% (13 BITS) MAX OVER TEMPERATURE A GRADES)
- 250ns TYPICAL SETTLING TIME
- FULL SCALE CURRENT 4mA
- HIGH SPEED MULTIPLYING CAPABILITY
- TUCMOS/ECL/HTL COMPATIBLE
- HIGH OUTPUT COMPLIANCE: -5V TO +10V
- **COMPLEMENTARY CURRENT OUTPUTS**
- LOW POWER CONSUMPTION: 230mW


DESCRIPTION

The AM6012 is an industry standard monolithic 2-bit digital-to analog converter. Complementary :- ent output and high speed multiplying capabi-== ake the AM6012 useful in a wide range of apations such as video displays, process control and fast A/D converters. The 6012 is the D A to achieve 12-bit differential linearity withe use of thin film resistors or active trim-The 6012's unique circuit design insures assowith most other 12-bit DAC architectures. = AM6012 is packaged in a 20-pin plastic DIP is SO-20L for surface mounting. Although teand specified at ±15V, the AM6012 works well a wide range of power supply voltages. Permance is essentially independent of supply volwere over the range of ± 5 volts, -12 volts to ± 18 The AM6012 series guarantees full 12-bit mocity for all grades and differential nonlineas high as 0.012% (13 bits) for the A grades and 0.025% (12 bits) for the standard grades over me entire temperature range.

Example of monotonicity and low cost make the 1012 an ideal choice for high volume applications requiring fine local resolution. Typical applications include printer graphics and video displays.

The applications need a minimum of 12 bits of the continuous displays. The properties of the continuous displays in the from zero to full scale is less important.






ABSOLUTE MAXIMUM RATINGS

Operating Temperature Range	0 to 70	°C
		°C
Storage Temperature	-65 to + 125	_
Power Supply Voltage	± 18	V
Logic Inputs	-5 to + 18	V
Voltage at Current Outputs Pins	-8 to + 12	V
Reference Inputs	+ Vs to - VEE ± 18V	V
	max Differential	
Reference Input Current	1.25	mA

CONNECTION DIAGRAM AND ORDERING INFORMATION

Туре	Differential linearity (%)	Temperature Range (°C)	Package		
AM6012PC	0.025				
AM6012APC	0.012	0 to 70	DIP.20		
AM6012 D	0.025				
AM6012 AD	0.012	0 to 70	SO.20L		

BLOCK DIAGRAM



THERMAL DATA

R _{thj}	amb	Thermal resistance junction-ambient	max	100 °C/W

ELECTRICAL CHARACTERISTICS

These specifications apply for $V_S = +15V$, $V_{EE} = -15V$, $I_{REF} = 1.0$ mA, over the operating temperature range unless otherwise specified

				4	AM6012/	A				
Param.	De	scription	Test Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
	Resolu	tion		12	12	12	12	12	12	Bits
	Monoto	nicity		12	12	12	12	12	12	Bits
D N.L.	Differen		Deviation from ideal step size	_	_	±.012	_	_	± .025	%FS
a Plala	Nonline	earity	Deviation from ideal step size	13	_	_	12	_	_	Bits
NLL	Nonline	earity	Deviation from ideal straight line	_	_	±.05	_	_	±0.05	%FS
FS	Full Scale Current		V _{REF} = 10.000V R ₁₄ = R ₁₅ = 10.000kΩ T _A = 25°C	3.967	3.999	4.031	3.935	3.999	4.063	mA
-	Full Co	ala Tama Ca		_	±5	±20	_	±10	±40	ppm°C
TOFS	Full Scale Temp.Co.			_	±.0005	±.002		±.001	±.004	%FS°C
40C	Output Voltage Compliance		D.N.L. Specification guaranteed over compliance range R _{OUT} >10 megohme typ.	- 5	_	+10	-5	_	+10	٧
FSS	Full Scale Symmetry		l _{FS} -l _{FS}	_	±0.2	±1.0	_	±0.4	±2.0	μА
25	Zero S	cale Current		_	_	0.10	_	_	0.10	μА
5	Setting	Time	To ± 1/2 LSB, all bits ON or OFF, T _A = 25°C	_	250	500	_	250	500	nSec
PLH PHL	Propag Delay -	ation all bits	50% to 50%	_	25	50	-	25	50	nSec
COUT	Output	Capacitance		_	20	_	_	20	_	pF
m	Logic	Logic "O"		_	_	0.8	_	_	0.8	V
-	Input Levels	Logic "1"		2.0	_	_	2.0	_	_	V
70	Logic Input Current		V _{IN} = -5 to +18V	_	_	40	_	_	40	μА
45	Logic Input Swing		V _{EE} = -15V	-5	_	+ 18	- 5	_	+ 18	٧
ter	Reference Current			0.2	1.0	1.1	0.2	1.0	1.1	mA
10	Referen	nce Bias		0	- 0.5	- 2.0	0	- 0.5	_2.0	μΑ

ELECTRICAL CHARACTERISTICS (Continued)

Param.				AM6012	A					
	Description	Test Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units	
di/dt	Reference Input Slew Rate	R _{14(eq)} = 800Ω CC = OpF	4.0	8.0	_	4.0	8.0	_	mA/μs	
PSSI _{FS+}	$V_S = (+13.5V \text{ to } +16)$ Power Supply $V_S = (+13.5V \text{ to } +16)$		_	±.00005	±.001	-	±0.0005	±.001		
PSSI _{FS} -	Sensitivity	V _{EE} = -13.5V to -16.5V V _S = +15V	_	±.00025	±.001	-	±.00025	±.001	1%FS/%	
٧s	Power Supply	V - 0V	4.5	_	18	4.5	_	18	V	
V _{EE}	Range	V _{OUT} =0V	- 18		- 10.8	- 18	_	- 10.8		
1+		V . 5V V 15V	_	5.7	8.5	_	5.7	8.5		
1-	Power Supply	$V_S = +5V, V_{EE} = -15V$	_	- 13.7	- 18.0	-	- 13.7	- 18.0	mA	
+	Current		Ì	5.7	8.5	_	5.7	8.5		
-		$V_S = +15V$, $V_{EE} = -15V$	_	- 13.7	- 18.0	-	- 13.7	- 18.0		
PD	Power	V _S = +5V, V _{EE} = -15V	_	234	312	_	234	312	mW	
Dissipation	Dissipation	V _S = +15V, V _{EE} = -15V	_	291	397	_	291	397		

Fig. 1 - Relative Accuracy Error





Fig. 2 - Example of Nonmonotonic Behavior



4601E-10: : DIS

46012-10: LIB

APPLICATION INFORMATION

FUNCTIONAL DESCRIPTION

The segmented design of the AM6012, shown in the block diagram, insures that there are no significant differential nonlinearities in the transfer characteristic. The eight major carries of the most significant bits are not subject to the gross differential nonlinearities that can occasionally occur an R-2R type DAC. This advantage is due to the indamentally different way that the current is hanced in an AM6012.

a conventional R-2R type DAC, when the input gode is increemented past a major carry, a current representing the new code is substituted for the sum of all the less significant bit currents that were previously on. To avoid any nonlinearities, the total currents must be extremely well matched. me case of the MSB major carry in a 12-bit DAC, me match must be better than one part in 2048 to = a ntain monotonicity. However, in the AM6012. a new current is never substituted for the sum of several smaller ones, but redirected through alterare channels and incremented one step at a time. For example, consider the MSB carry in an 446012. In the initial state of 011111111111 as shown in the block diagram, the switches in the segment generator are set in such a way that curents lo, II and I2 are steered directly into the noerting output IOUT. In addition, a portion of I3 so rected through the 9-bit DAC that is controlled the 9 least significant bits into IOUT. With the \$2.58s set to "I", all of the 13 current is directed TO OUT except for the 1/512 that goes to ground abugh the right-most transistor in the 9-bit DAC. After the input word is changed to 10000000000, segment decoder switch for I3 will be all the • 21 to the right, the switch for 14 will be in the mid-== and all the switches in the 9-bit DAC will be == eleft. IOUT will be composed of Io, I1, I2 and Mone of I₄ will be directed into lour until a hisize code is reached. In other words, Is is now seered directly to lour instead of being divided a factor of 511/512 in the 9-bit DAC. Since no current substitution occurs, there is less are of a large nonlinearity at this transition than a comparable R-2R DAC

-ELATIVE ACCURACY VS. DIFFERENTIAL NON-LINEARITY

 that results in a maximum relative accuracy error of 3LSB. This must be distinguished from a differential linearity error. Differential nonlinearity is the measure of the variation in analog value, normalized to full scale, associated with a ILSB change in digital input code.

For example, for a 4mA full scale output, a change of ILSB in digital input code should result in a $0.98\mu A$ change in the analog output current (ILSB = 4mA × 1/4096 = $0.98\mu A$). If in actual use, however, a ILSB change in the input code results ina change of only $0.24\mu A$ (1/4LSB) in output current, the differential linearity error would be $0.74\mu A$ or 3/4LSB.

The AM6012 has very good differential linearity in spite of the porr relative accuracy. Conversely, the DAC of Figure 1 has very good relative accuracy but poor differential linearity. The anomaly in the middle of the transfer function is the result of a positive differential linearity error followed by a negative differential linearity error greater than 1LSB. A negative output step for an increase in digital input code is referred to as nonmonotonic behavior. In general, if a DAC has a differential linearity error specification greater than 1LSB, it may be nonmonotonic at one or more of the major carries. In most case the worst differential linearity error will occur at the MSB transition point.

As noted in the functional description, the 6012's unique design minimizes differential linearity errors at the transition points of the 3MSBs. This results in a tight specification on maximum differential nonlinearity over temperature. Differential linearity is verified on all AM6012s with 100% final testing. In many converter applications, uniform step size (or minimum differential linearity error) is more important than conformance to an ideal straight line. Twelve-bit onverters are usually needed for high resolution rather than high linearity as evidenced by the fact that few transducers are more linear than 0.1%. This is also true in video graphics, where the human eye has difficulty discerning nonlinearity of less than 5%. The AM6012 is especially well suited for these applications since it has inherently low differential linearity error.

APPLICATION INFORMATION (Continued)

ANALOG OUTPUT CURRENTS

Both true and complemented output sink currents are provided where $I_O + I_O = I_{FR}$. Current appears at the "true" output when a "1" is applied to each logic input. As the binary count increases, the sink current at pin 18 increases proportionally, in the fashion of a "positive logic" D/A converter. When a "0" is applied to any input bit, that current is turned off at pin 18 and turned on at pin 19. A decreasing logic count increase I_O as in a negative or inverter logic D/A converter. Both outputs may be used simultaneously. If one of the outputs is not required it must still be connected to ground or to a point capable of sourcing I_{FR} ; do not leave an unused output pin one.

Both outputs have an extremely wide voltage compliance enabling fast direct current-to-voltage conversion through a resistor tied to ground or other voltage source. Positive compliance is 25V above V – and is independent of the positive supply. Negative compliance is + 10V above V – .

The dual outputs enable double the usual peak-topeak load swing when driving loads in quasidifferential fashion. This feature is especially useful in cable driving, CRT deflection and in other balanced applications such as driving center-tapped coils and transformers

POWER SUPPLIES

The AM6012 operates over a wide range of power supply voltages from a total supply of 20V to 36V. When operating with V — supplies of — 10V or less, IREF \leq 1mA is recommended. Low reference current operation decreases power consumption and increases negative compliance, reference amplifier negative common mode range, negative logic input range, and negative logic threshold range; consult the various figures fro guidance. For example, operation at —9V with IREF = 1mA is not recommended because negative output compliance would be reduced to near zero. Operation from lower supplies is possible, however at least 8V total must be applied to insure turn-on of the internal bias network.

Symmetrical supplies are not required, as the AM6012 is quite insensitive to variations in supply voltage. Battery operation is feasible as no ground connection is required; however, an artificial ground may be used to insure logic swings, etc. remain between acceptable limits.

TEMPERATURE PERFORMANCE

The nonlinearity and mononicity specifications of the AM6012 are guaranteed to apply over the entire rated operating temperature range. Full scale output current drift is flight, typically ± 10 ppm/°C with zero scale output current and drift essentially negligible compared to 1/2 LSB.

The temperature coefficient of the reference resistor R14 should match and track that of the output resistor for minimum overall full scale drift.

SETTLING TIME

The AM6012 is capable of extremely fast settling times, typically 250ns at IREF = 1.0mA. Judicious circuit design and careful board layout must be employed to obtain full performance potential during testing and application. The logic switch design enables propagation delays of only 25ns for each of the 12 bits. Settling time to within 1/2 LSB of the LSB is therefore 25ns, with each progressively larger bit taking successively longer. The MSB settles in 250ns, thus determining the overall settling time of 250ns. Settling to 10-bit accuracy requires about 90 to 130ms. The output capacitance of the AM6012 including the package is approximately 20pF; therefore, the output RC time constant dominates settling time if $R_{\rm L} > 500\Omega$.

Settling time and propagation delay are relatively insensitive to logic input amplitude and rise and fall times, due to the high gain of the logic switches. Settling time also remains essentially constant for IREF values down to 0.5mA, with gradual increases for lower IREF values lies in the ability to attain a given output level with lower load resistors, thus reducing the output RC time constant.

Measurement of settling time requires the ability to accurately resolve $\pm 2\mu A$, therefore a 2.5k Ω load is needed to provide adequate drive for most oscilloscopes. At IREF values of less than 0.5mA, excessive RC damping of the output is difficult to prevent while maintaining adequate sensitivity. However, the major carry from 011111111111 to 1000000000000 provides an accurate indicator of settling time. This code change does not require the normal 6.2 time constants to settle to within $\pm 0.1\%$ of the final value, and thus settling times may be observed at lower values of IREF.

AM6012 switching transients or "glitches" are very low and may be further reduced by small capacitive loads at the output at a minor sacrifice in settling time.

Fastest operation can be octained by using short leads, minimizing output capacitance and load resistor values, and by adequate bypassing at the supply, reference, and V_{LC} terminals. Supplies do not require large electrolytic bypass capacitors as the supply current drain is independent of input logic states; $0.1\mu F$ capacitors at the supply pins provide full transient protection.

APPLICATION INFORMATION (Continued)

REFERENCE AMPLIFIER SETUP

The AM6012 is a multiplying D/A converter in which the output current is the product of a digital number and the input reference current. The reference current may be fixed or may vary from nearly zero to +1.0mA. The full range output current is a linear function of the reference current and is given by:

$$RF = \frac{4095}{4096} \times 4 \times (IREF) = 3.999 IREF$$

where IREF = 114

positive reference applications, an external positive reference voltage forces current through R14 nto the VREF(+) terminal (pin 14) of the reference amplifier. Alternatively, a negative reference current power from ground through R14 into VREF(+) as in the positive reference case. This negative reference connection has the advantage of a very high impedance presented at pin 15. The voltage at pin 14 is equal to and tracks the voltage at pin 15 due to the high gain of the internal reference amplifier. F15 (nominally equal to R14) is used to cancel bias current errors. (Figure 3).

setting VREF or pin 15. The negative commonmode range of the reference amplifier is given by:

"CM - = V - plus (IREF × 3kΩ) plus 1.8V. The positive common-mode range is V + less 1.23V.

The near DC reference is used, a reference bypass reparable of the recommended of the reference. If a regulated power supply is used as a reference. If a regulated power supply is used as a reference, R14 should be split into two resistors with the junction caused to ground with a 0.1μF capacitor.

3 polar references may be accommodated by off-

most applications the tight relationship between mer and Irs will eliminate the need for trimming.

If required, full scale trimming may be accomplished by adjusting the value of R14, or by a potentiometer for R14.

■ __TIPLYING OPERATION

AM6012 provides excellent multiplying performence with an extremely linear relationship between IFS and IREF over a range of 1mA to 1µA according operation is maintained over a typical arge of IREF from 100µA to 1.0mA.

REFERENCE AMPLIFIER COMPENSATION FOR MULTIPLYING APPLICATIONS

AC reference applications will require the reference amplifier to be compensated using a capacitor from pin 16 to V – . The value of this capacitor depends on the impedance presented to pin 14. For R14 values of 1.0, 2.5 and 5 $\rm Ok\Omega$; minimum values of $\rm C_C$ are 5, 12 and 25 pF. Larger values of R14 require proportionately increased values of $\rm C_C$ for proper phase margin (See Figure 4 and 5).

For fastest response to a pulse, low values of R14 enabling small C_C values should be used. If pin 14 is driven be a high impedance such as a transistor current source, none of the above values will suffice and the amplifier must be heavily compensated which will decrease overall compensated which will decrease overall bandwidth and slew rate. For R14 = $1 k\Omega$ and $C_C = 5 pF$, the reference amplifier slews at 4 mA/ms enabling a transition from REF = 0 to REF = 1 mA in 250ns.


Operation with pulse inputs to the reference amplifier may be accommodated by an alternate compensation scheme. This technique provides lowest full scale transition times. An internal clamp allows quick recovery of the reference amplifier from a cutoff (IREF = 0) condition. Full scale transition (0 to 1mA) occurs in 62.5ns when the equivalent impedance at pin 14 is 800Ω and $C_{\rm C} = 0$. This yields a reference slew rate of $8{\rm mA}/\mu{\rm s}$ which is relatively independent of $R_{\rm IN}$ and $V_{\rm IN}$ values.

LOGIC INPUTS

The AM6012 design incorporates a unique logic input circuit which enables direct interface to all popular logic families and provides maximum noise immunity. This feature is made possible by the large input swing capability, $40\mu A$ logic input current, and completely adjustable logic inputs may swing between -5 and +10V.

This enables direct interface with + 15V CMOS logic, even when the AM6012 is powered from a +5V supply. Minimum input logic swing and minimum logic threshold may be adjusted over a wide range by placing an appropriate voltage at the logic threshold control pin (pin 13, V_{LC}). For TTL interface, simply ground pin 13, When interfacing ECL, an IREF ≤ 1mA is recommended. For interfacing other logic families, see block titled "Interfacing with Various Logic Families". For general setup of the logic control circuit, it should be noted that pin 13 will sink 1.1mA typical, external circuitry should be designed to accommodate this current (Figure 6).

Fig. 3 - Reference amplifier biasing



Reference Configuration	R ₁₄	R ₁₅	R _{IN}	Cc	I _{REF}
Positive Reference	V _{R+}	OV	N/C	.01μF	V _{R+} /R ₁₄
Negative Reference	0V	V _R _	N/C	.01μF	- V _R - /R ₁₄
Lo Impedance Bipolar Reference	VR+	ov	VIN	(Note 1)	V _{R+} /R ₁₄) + (V _{IN} /R _{IN}) (Note 2)
Hi Impedance Bipolar Reference	VR+	VIN	N/C	(Note 1)	(VR+ - VIN)/R14 (Note 3)
Pulsed Reference (Note 4)	V _{R+}	OV	VIN	No Cap	(VR+/R14) + (VIN/RIN)

Notes:

1. The compensation capacitor a function of the impedance seen at the + V_{REF} input and must be at least 5pF x R_{14(eq)} in $k\Omega$. For $R_{14} < 800\Omega$ no capacitor is necessary.

2. For negative values of $V_{\rm IN}$, $V_{\rm R+}/R_{14}$ must be greater than $-V_{\rm IN}$ Max/ $R_{\rm IN}$ so that the amplifier is not turned off. 3. For positive values of $V_{\rm IN}$, $V_{\rm R+}$ must be greater than $V_{\rm IN}$ Max so the amplifier is not turned off. 4. For pulsed operation, $V_{\rm R+}$ provides a DC offset and may be set to zero in some cases. The impedance at pin 14 should be 800Ω or less.

5. For optimum settling time, decouple V • with 20Ω and bypass with 22μF lantulum capacitor.

6. Reference current and reference resistor - there is a 1 to 4 schale factor between the reference current (IREF) and the full scale output current (IFS). If $V_{REF} = +10V$ and $I_{FS} = 4mA$, the value of the $R_{\parallel 4}$ is:


$$R_{14} = \frac{4 \times 10 \text{ Volt}}{4 \text{mA}} = 10 \text{k}\Omega$$
 $R_{14} = R_{15}$

Fig. 4 - Minimum size compensation capacitor ($I_{FS} = 4mA$, $I_{REF} = 1.0mA$)

R _{14(EQ)} (KΩ)	C _C (pF)
10	50
5	25
2	10
1	5
5	0

Note: A 0.01 µF capacitor is recommended for fixed reference operation.

Fig. 5 - Reference Amplifier Frequency response



A6012-11: : DI

Fig. 6 - Interfacing Circuits




Fig. 7 - Accomodating Bipolar Reference





Fig. 8 - AM6012 Logic Inputs




Code	Format	Connec.	Output Scale	M S	-	83	84	B 5	86	87	88	B 9	B 10	B11	LSB B12	10	Ia	V _{DUT}
Unipolar	Straight bynary one polarity with true input code, true zero output.	a-c b-g R ₁ = R2 = 2.5K	Positive full scale Positive full scale-LSB Zero scale	1 1 0	1 1 0	1 1 0	1 1 0	1 1 0	1 1 0	1 1 0	1 1 0	1 1 0	1 1 0	1 1 0	1 0 0	3.999 3.998 .000	000 001 3 999	9.9978 9.9951 .0000
	Complementary binary one polarity with complementary input code, frue zero output.	a-g b-c R1 = R2 = 2 5K	Positive full scale Positive full scale-LSB Zero scale	0 0 1	0 0 1	0 0 1	0 0 1	0 0 1	0 0 1	0 0 1	0 0 1	0 0 1	0 0 1	0 0 1	0 1 1	.000 001 3 999	3.999 3.998 000	9.9976 9.9951 .0000
Symmetrical	Straight offset binary; offset half scale, sym- metrical about zero, no true zero output	a-c b-d 1-0 R1 = R3 = 2.5K R2 = 1.25K	Positive full scale Positive full scale-LSB (+) Zero scale (-) Zero scale Negative full scale-LSB Negative full scale	1 1 0 0 0 0	1 1 0 1 0	1 1 0 1 0	1 1 0 1 0	1 1 0 1 0	1 1 0 1 0	1 1 0 1 0	1 1 0 1 0 0	1 0 1 0	1 0 1 0	1 0 1 0	1 0 0 1 1	3.999 3.998 2.000 1.999 .001 .000	000 001 1 999 2 000 3 998 3 999	9 9976 9 9927 .0024 0024 -9 9927 -9 9976
Offset	1's complement a-c Position 1's complement b-d Position 1's Position 1's	Positive full scale Positive full scale-LSB (+) Zero scale (-) Zero scale Negative full scale-LSB Negative full scale	0 0 0 1 1 1 1	1 1 0 1 0	1 1 0 1 0	1 1 0 1 0	1 1 0 1 0	1 1 0 1 0	1 1 0 1 0	1 1 0 1 0	1 0 1 0	1 1 0 1 0	1 1 0 1 0 0	1 0 0 1 1 0	3.999 3.998 2.000 1.999 .001 .000	.000 .001 1.999 2.000 3.998 3.999	9 9976 9 9927 0024 - 0024 -9 9927 -9 9976	
Offset with	Offset binary, offset half scale, true zero output.	e-a-c b-g R1 = R2 = 5K	Positive full scale Positive full scale-LSB +LSB Zero Scale -LSB Negative full scale+LSB Negative full scale	1 1 1 0 0	1 1 0 0 1 0	1 1 0 0 1 0	1 1 0 0 1 0	1 1 0 0 1 0	1 0 0 1 0 0	1 1 0 0 1 0 0 0	1 0 0 1 0 0	1 1 0 0 0	1 1 0 0 1 1 0 0 0	1 0 0 0 7 0 0	1 0 1 1 1 0	3.999 3.998 2.001 2.000 1.999 001 000	.000 .001 1.998 1.999 2.000 3.998 3.999	9.9951 9.9902 .0049 .000 .0049 9.9951 -10.000
True Zero	2's complement offset half scale true zero output MSB comple- mented (need inverter at B1)	e-a-c b-g R1 = R2 = 5K	Positive full scale Positive full scale-LSB +1 LSB Zero scale -1 LSB Negative full scale+LSB Negative full scale	0 0 0 0 1 1	1 1 0 0 1 0	1 1 0 0 1 0	1 1 0 0 1 0	1 1 0 0 1 0	1 0 0 1 0	1 0 0 1 0 0	0 0 0	0 0 1 0 0	. 0 0 1 0 0	1 1 0 0 1 0 0	1 0 1 0 1 1 0 0	3.999 3.998 2.001 2.000 1.999 .001	006 001 1.998 1.999 2.000 3.998 3.999	9 9951 9 9902 .0049 .000 -0.049 -9.9951 -10.000

ADDITIONAL CODE MODIFICATIONS

1. Any of the offset binary codes may be complemented by reversing the output terminal pair.

Fig. 9 - Basic Negative Reference Operation

Fig. 10 - Recommended Full-scale Adjustment Circuit






Fig. 11 - CRT Display Driver




Fig. 12 - 12-BIT High-Speed A/D Converter




Fig. 13 - Interface with 8-bit Microprocessor Bus




Fig. 14 - Interface with digital signal processor TS68930/31

