

Publication # 24310 Rev: F Issue Date: November 2001

© 2001 Advanced Micro Devices, Inc. All rights reserved.

The contents of this document are provided in connection with Advanced Micro Devices, Inc. ("AMD") products. AMD makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this publication. Except as set forth in AMD's Standard Terms and Conditions of Sale, AMD assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right.

AMD's products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of AMD's product could create a situation where personal injury, death, or severe property or environmental damage may occur. AMD reserves the right to discontinue or make changes to its products at any time without notice.

Trademarks

AMD, the AMD Arrow logo, AMD Athlon, AMD Duron, and combinations thereof, and 3DNow! are trademarks of Advanced Micro Devices, Inc.

HyperTransport is a trademark of the HyperTransport Technology Consortium.

MMX is a trademark of Intel Corporation.

Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

A۱

Contents

Revi	ision History	xi				
1	Overview					
	1.1 Microarchitecture Summary	2				
2	Interface Signals	. 5				
	 2.1 Overview	5 6				
3	Logic Symbol Diagram	. 7				
4	Power Management	. 9				
	4.1 Power Management States	. 10 . 10 . 10				
	4.2 Connect and Disconnect Protocol Connect Protocol Connect State Diagram	. 13 . 13				
	4.3 Clock Control					
5	CPUID Support	21				
6	Thermal Design	23				
7	Electrical Data	25				
	 7.1 Conventions	. 25 26 27 . 27 . 27 . 27 . 28 30 31 . 32 . 34 . 36 . 38 39				

AMD Duron[™] Processor Model 7 Data Sheet

8	Signal and Power-Up Requirements					
	8.1 8.2	Power-Up Requirements Signal Sequence and Timing Description Power-Up Timing Requirements Clock Multiplier Selection (FID[3:0]) Serial Initialization Packet (SIP) Protocol Processor Warm Reset Requirements Northbridge Reset Pins	· · · · · · · · · · · · · · · · · · ·	43 44 46 46 46		
9	Mech	anical Data				
	9.1 9.2 9.3	IntroductionDie LoadingCPGA Package Description		47		
10	Pin D	Descriptions		51		
	10.1 10.2 10.3	Pin Diagram and Pin Name AbbreviationsPin ListDetailed Pin Descriptions.A20M# PinAMD PinAMD Duron System Bus PinsAnalog PinAPIC Pins, PICCLK, PICD[1:0]#CLKFWDRST PinCLKIN, RSTCLK (SYSCLK) Pins.CONNECT PinCOREFB and COREFB# Pins.CPU_PRESENCE# PinDBRDY and DBREQ# PinsFERR PinFID[3:0] PinsFLUSH# PinIGNNE# PinINTT# PinJTAG Pins.K7CLKOUT and K7CLKOUT# Pins.Key PinsNC Pins.NMI PinPGA Orientation PinsPLL Bypass and Test Pins.SADDIN[1:0]# and SADDOUT[1:0]# Pins.SCan PinsSMI# PinSMI# PinSTPCLK# Pin		$\begin{array}{c} 60\\ 68\\ 68\\ 68\\ 68\\ 68\\ 68\\ 68\\ 69\\ 69\\ 69\\ 69\\ 70\\ 71\\ 71\\ 71\\ 71\\ 71\\ 72\\ 72\\ 72\\ 72\\ 72\\ 72\\ 72\\ 72\\ 72\\ 72$		

Α

	SYSCLK and SYSCLK#7 THERMDA and THERMDC Pins7	
	VCCA Pin7	
	VID[4:0] Pins7	3
	VREFSYS Pin 7	4
	ZN and ZP Pins 7	4
11	Ordering Information	5
	Standard AMD Duron Processor Model 7 Products7	5
Appe	ndix A Conventions and Abbreviations7	7
	Signals and Bits7	7
	Data Terminology 7	8
	Abbreviations and Acronyms7	9

List of Figures

Figure 1.	Typical AMD Duron [™] Processor Model 7 System
	Block Diagram
Figure 2.	Logic Symbol Diagram7
Figure 3.	AMD Duron Processor Model 7 Power Management
	States9
Figure 4.	AMD Duron System Bus Disconnect Sequence in the
	Stop Grant State15
Figure 5.	Exiting the Stop Grant State and Bus Connect Sequence 16
Figure 6.	Northbridge Connect State Diagram17
Figure 7.	Processor Connect State Diagram18
Figure 8.	VCC_CORE Voltage Waveform
Figure 9.	SYSCLK and SYSCLK# Differential Clock Signals32
Figure 10.	SYSCLK Waveform
Figure 11.	General ATE Open Drain Test Circuit
Figure 12.	Signal Relationship Requirements During Power-Up
	Sequence
Figure 13.	AMD Duron Processor Model 7 CPGA Package49
Figure 14.	AMD Duron Processor Model 7 Pin Diagram
	—Topside View
Figure 15.	AMD Duron Processor Model 7 Pin Diagram
	—Bottomside View53
Figure 16.	OPN Example for the AMD Duron Processor Model 775

List of Tables

Table 1.	Thermal Design Power	23
Table 2.	Interface Signal Groupings	25
Table 3.	VID[4:0] DC Characteristics	26
Table 4.	FID[3:0] DC Characteristics	27
Table 5.	VCCA AC and DC Characteristics	27
Table 6.	VCC_CORE AC and DC Characteristics	28
Table 7.	Absolute Ratings	30
Table 8.	VCC_CORE Voltage and Current	31
Table 9.	SYSCLK and SYSCLK# DC Characteristics	32
Table 10.	SYSCLK and SYSCLK# AC Characteristics	33
Table 11.	AMD Duron [™] System Bus DC Characteristics	34
Table 12.	AMD Duron System Bus AC Characteristics	35
Table 13.	General AC and DC Characteristics	36
Table 14.	Thermal Diode Electrical Characteristics	39
Table 15.	Guidelines for Platform Thermal Protection of the	
	Processor	41
Table 16.	APIC Pin AC and DC Characteristics	
Table 17.	Mechanical Loading	47
Table 18.	Dimensions for the AMD Duron Processor Model 7 CPGA Package	48
Table 19.	Pin Name Abbreviations	54
Table 20.	Cross-Reference by Pin Location	60
Table 21.	FID[3:0] Clock Multiplier Encodings	70
Table 22.	VID[4:0] Code to Voltage Definition	74
Table 23.	Abbreviations	79
Table 24.	Acronyms	80

Revision History

Date	Rev	Description
		Changes for the AMD Duron [™] Processor Model 7 Data Sheet since October 2001 include the following:
		 In Chapter 6, revised Table 1, "Thermal Design Power," on page 23
November 2001	F	In Chapter 7, revised Table 6, "VCC_CORE AC and DC Characteristics," on page 28, revised Table 8, "VCC_CORE Voltage and Current," on page 31, revised Table 13, "General AC and DC Characteristics," on page 36, added new section, "Open Drain Test Circuit" on page 38, added Figure 11, "General ATE Open Drain Test Circuit," on page 38, added new section, "Thermal Protection Characterization" on page 40, and added Table 15, "Guidelines for Platform Thermal Protection of the Processor," on page 41
		In Chapter 11, revised Figure 16, "OPN Example for the AMD Duron™ Processor Model 7," on page 75
		Changes for the AMD Duron [™] Processor Model 7 Data Sheet since September 2001 include the following:
October 2001	E	 In Chapter 8, revised "Power-Up Timing Requirements" on page 44, and "Clock Multiplier Selection (FID[3:0])" on page 46
		In Chapter 10, revised "FID[3:0] Pins" on page 70
		Changes for the AMD Duron [™] Processor Model 7 Data Sheet include the following:
		In Chapter 6, updated Table 1, "Thermal Design Power," on page 23
September 2001	D	 In Chapter 7, updated Table 8, "VCC_CORE Voltage and Current," on page 31 and revised Table 16, "APIC Pin AC and DC Characteristics," on page 41
		In Chapter 11, updated Figure 16, "OPN Example for the AMD Duron [™] Processor Model 7," on page 75
September 2001	C	In Chapter 7, revised Figure 8, "VCC_CORE Voltage Waveform," on page 29.
August 2001	В	Initial release of the AMD Duron [™] Processor Model 7 Data Sheet.

1 Overview

The AMD Duron[™] processor model 7 enables an optimized PC solution for value-conscious business and home users by providing the capability and flexibility to meet their computing needs for both today and tomorrow.

The AMD Duron processor model 7 is the latest offering from AMD designed for the value segment of the market. The innovative design was developed to accommodate new and more advanced applications, meeting the requirements of today's most demanding value-conscious buyers without compromising their budget.

Delivered in a PGA package, the AMD Duron processor model 7 is the new AMD workhorse processor for value desktop systems, delivering an extremely high integer, floating-point, and 3-D multimedia performance for applications running on x86 system platforms. The AMD Duron processor model 7 provides value-conscious customers with access to advanced technology that allows their system investment to last for years to come. The AMD Duron processor model 7 is designed as a solid platform for surfing the Internet, digital entertainment, and personal creativity. In addition, it is engineered to enable superior business productivity by delivering an optimized combination of computing performance and value.

The AMD Duron processor features a seventh-generation microarchitecture with an integrated, exclusive L2 cache, which supports the growing processor and system bandwidth requirements of emerging software, graphics, I/O, and memory technologies. The high-speed execution core of the AMD Duron processor includes multiple x86 instruction decoders, a dual-ported 128-Kbyte split level-one (L1) cache, an exclusive 64-Kbyte L2 cache, three independent integer pipelines, three address calculation pipelines, and a superscalar, fully pipelined, out-of-order, three-way floating-point engine. The floating-point engine is capable of delivering outstanding performance on numerically complex applications.

The AMD Duron processor model 7 microarchitecture incorporates 3DNow!TM professional technology, a high-performance cache architecture, and a 200-MHz, 1.6-Gigabyte per second system bus. The AMD Duron system

bus combines the latest technological advances, such as point-to-point topology, source-synchronous packet-based transfers, and low-voltage signaling to provide an extremely powerful, scalable bus for an x86 processor.

The AMD Duron processor model 7 is binary-compatible with existing x86 software and backwards compatible with applications optimized for MMX[™] and 3DNow! technology. Using a data format and Single-Instruction Multiple-Data (SIMD) operations based on the MMX instruction model, the AMD Duron processor can produce as many as four 32-bit, single-precision floating-point results per clock cycle. The 3DNow! Professional technology implemented in the AMD Duron processor model 7 includes new integer multimedia instructions and software-directed data movement instructions for optimizing such applications as digital content creation and streaming video for the Internet, as well as new instructions for Digital Signal Processing (DSP)/communications applications.

1.1 Microarchitecture Summary

The following features summarize the AMD Duron processor model 7 microarchitecture:

- An advanced nine-issue, superpipelined, superscalar x86 processor microarchitecture designed for high clock frequencies
- Multiple x86 instruction decoders
- Fully pipelined, floating-point unit that executes all x87 (floating-point), MMX and 3DNow! professional technology instructions
- Three out-of-order, superscalar, pipelined integer units
- Three out-of-order, superscalar, pipelined address calculation units
- A 72-entry instruction control unit
- Advanced dynamic branch prediction
- A 200-MHz AMD Duron system bus (scalable beyond 400 MHz) enabling leading-edge system bandwidth for data movement-intensive applications
- High-performance cache architecture featuring an integrated 128-Kbyte L1 cache and an exclusive 64-Kbyte L2 cache

The AMD Duron processor delivers excellent system performance in a cost-effective, industry-standard form factor. The AMD Duron processor is compatible with motherboards based on Socket A.

Figure 1 shows a typical AMD Duron processor system block diagram.



Figure 1. Typical AMD Duron[™] Processor Model 7 System Block Diagram

2 Interface Signals

2.1 Overview

The AMD Duron[™] system bus architecture is designed to deliver excellent data movement bandwidth for nextgeneration x86 platforms as well as the high-performance required by enterprise-class application software. The system bus architecture consists of three high-speed channels (a unidirectional processor request channel, a unidirectional probe channel, and a 72-bit bidirectional data channel), source-synchronous clocking, and a packet-based protocol. In addition, the system bus supports several control, clock, and legacy signals. The interface signals use an impedance controlled push-pull, low-voltage, swing-signaling technology contained within the Socket A socket.

For more information, see "AMD Duron[™] System Bus Signals" on page 6, Chapter 10, "Pin Descriptions" on page 51, and the *AMD Athlon[™] and AMD Duron[™] System Bus Specification*, order# 21902.

2.2 Signaling Technology

The AMD Duron system bus uses a low-voltage, swing-signaling technology, that has been enhanced to provide larger noise margins, reduced ringing, and variable voltage levels. The signals are push-pull and impedance compensated. The signal inputs use differential receivers that require a reference voltage (V_{REF}). The reference signal is used by the receivers to determine if a signal is asserted or deasserted by the source. Termination resistors are not needed because the driver is impedance-matched to the motherboard and a high impedance reflection is used at the receiver to bring the signal past the input threshold.

For more information about pins and signals, see Chapter 10, "Pin Descriptions" on page 51.

2.3 Push-Pull (PP) Drivers

The AMD Duron processor model 7 supports Push-Pull (PP) drivers. The system logic configures the processor with the configuration parameter called SysPushPull (1=PP). The impedance of the PP drivers is set to match the impedance of the motherboard by two external resistors connected to the ZN and ZP pins.

See "ZN and ZP Pins" on page 74 for more information.

2.4 AMD Duron[™] System Bus Signals

The AMD Duron system bus is a clock-forwarded, point-to-point interface with the following three point-to-point channels:

- A 13-bit unidirectional output address/command channel
- A 13-bit unidirectional input address/command channel
- A 72-bit bidirectional data channel

For more information, see Chapter 7, "Electrical Data" on page 25 and the $AMD Athlon^{TM}$ and $AMD Duron^{TM}$ System Bus Specification, order# 21902.

3 Logic Symbol Diagram

Figure 2 is the logic symbol diagram of the processor. This diagram shows the logical grouping of the input and output signals.



Figure 2. Logic Symbol Diagram

4 **Power Management**

This chapter describes the power management control system of the AMD DuronTM processor model 7. The power management features of the processor are compliant with the ACPI 1.0b and ACPI 2.0 specifications.

4.1 **Power Management States**

The AMD Duron processor model 7 supports low-power Halt and Stop Grant states. These states are used by Advanced Configuration and Power Interface (ACPI) enabled operating systems for processor power management.

Figure 3 shows the power management states of the processor. The figure includes the ACPI "Cx" naming convention for these states.



- 1) The Probe state
- 2) During transitions between the Halt state and the C2 Stop Grant state
- 3) During transitions between the C2 Stop Grant state and the Halt state
- 4) C0 Working state

Figure 3. AMD Duron[™] Processor Model 7 Power Management States

The following sections provide an overview of the power management states. For more details, refer to the $AMD A th lon^{TM}$ and $AMD D uron^{TM}$ System Bus Specification, order# 21902.

- Note: In all power management states that the processor is powered, the system must not stop the system clock (SYSCLK/SYSCLK#) to the processor.
- **Working State** The Working state is the state in which the processor is executing instructions.
- Halt StateWhen the processor executes the HLT instruction, the processor
enters the Halt state and issues a Halt special cycle to the
AMD Duron system bus. The processor only enters the low
power state dictated by the CLK_Ctl MSR if the system
controller (Northbridge) disconnects the AMD Duron system
bus in response to the Halt special cycle.

If STPCLK# is asserted, the processor will exit the Halt state and enter the Stop Grant state. The processor will initiate a system bus connect, if it is disconnected, then issue a Stop Grant special cycle. When STPCLK# is deasserted, the processor will exit the Stop Grant state and re-enter the Halt state. The processor will issue a Halt special cycle when re-entering the Halt state.

The Halt state is exited when the processor detects the assertion of INIT#, RESET#, SMI#, or an interrupt via the INTR or NMI pins, or via a local APIC interrupt message. When the Halt state is exited, the processor will initiate an AMD Duron system bus connect if it is disconnected.

Stop Grant States The processor enters the Stop Grant state upon recognition of assertion of STPCLK# input. After entering the Stop Grant state, the processor issues a Stop Grant special bus cycle on the AMD Duron system bus. The processor is not in a low-power state at this time, because the AMD Duron system bus is still connected. After the Northbridge disconnects the AMD Duron system bus in response to the Stop Grant special bus cycle, the processor enters a low-power state dictated by the CLK_Ctl MSR. If the Northbridge needs to probe the processor during the Stop Grant state while the system bus is disconnected, it

must first connect the system bus. Connecting the system bus places the processor into the higher power probe state. After the Northbridge has completed all probes of the processor, the Northbridge must disconnect the AMD Duron system bus again so that the processor can return to the low-power state. During the Stop Grant states, the processor latches INIT#, INTR, NMI, SMI#, or a local APIC interrupt message, if they are asserted.

The Stop Grant state is exited upon the deassertion of STPCLK# or the assertion of RESET#. When STPCLK# is deasserted, the processor initiates a connect of the AMD Duron system bus if it is disconnected. After the processor enters the Working state, any pending interrupts are recognized and serviced and the processor resumes execution at the instruction boundary where STPCLK# was initially recognized. If RESET# is sampled asserted during the Stop Grant state, the processor exits the Stop Grant state and the reset process begins.

There are two mechanisms for asserting STPCLK#—hardware and software.

The Southbridge can force STPCLK# assertion for throttling to protect the processor from exceeding its maximum case temperature. This is accomplished by asserting the THERM# input to the Southbridge. Throttling asserts STPCLK# for a percentage of a predefined throttling period: STPCLK# is repetitively asserted and deasserted until THERM# is deasserted.

Software can force the processor into the Stop Grant state by accessing ACPI-defined registers typically located in the Southbridge.

The operating system places the processor into the C2 Stop Grant state by reading the P_LVL2 register in the Southbridge.

If an ACPI Thermal Zone is defined for the processor, the operating system can initiate throttling with STPCLK# using the ACPI defined P_CNT register in the Southbridge. The Northbridge connects the AMD Duron system bus, and the processor enters the Probe state to service cache snoops during Stop Grant for C2 or throttling.

In C2, probes are allowed, as shown in Figure 3 on page 9

AMD Duron[™] Processor Model 7 Data Sheet

The Stop Grant state is also entered for the S1, Powered On Suspend, system sleep state based on a write to the SLP_TYP and SLP_EN fields in the ACPI-defined Power Management 1 control register in the Southbridge. During the S1 Sleep state, system software ensures no bus master or probe activity occurs. The Southbridge deasserts STPCLK# and brings the processor out of the S1 Stop Grant state when any enabled resume event occurs.

Probe StateThe Probe state is entered when the Northbridge connects the
AMD Duron system bus to probe the processor (for example, to
snoop the processor caches) when the processor is in the Halt or
Stop Grant state. When in the Probe state, the processor
responds to a probe cycle in the same manner as when it is in
the Working state. When the probe has been serviced, the
processor returns to the same state as when it entered the
Probe state (Halt or Stop Grant state). When probe activity is
completed the processor only returns to a low-power state after
the Northbridge disconnects the AMD Duron system bus again.

24310F - November 2001

AMD Duron[™] Processor Model 7 Data Sheet

4.2 **Connect and Disconnect Protocol**

Significant power savings of the processor only occur if the processor is disconnected from the system bus by the Northbridge while in the Halt or Stop Grant state. The Northbridge can optionally initiate a bus disconnect upon the receipt of a Halt or Stop Grant special cycle. The option of disconnecting is controlled by an enable bit in the Northbridge. If the Northbridge requires the processor to service a probe after the system bus has been disconnected, it must first initiate a system bus connect.

Connect Protocol In addition to the legacy STPCLK# signal and the Halt and Stop Grant special cycles, the AMD Duron system bus connect protocol includes the CONNECT, PROCRDY, and CLKFWDRST signals and a Connect special cycle.

> AMD Duron system bus disconnects are initiated by the Northbridge in response to the receipt of a Halt or Stop Grant. Reconnect is initiated by the processor in response to an interrupt for Halt or STPCLK# deassertion. Reconnect is initiated by the Northbridge to probe the processor.

> The Northbridge contains BIOS programmable registers to enable the system bus disconnect in response to Halt and Stop Grant special cycles. When the Northbridge receives the Halt or Stop Grant special cycle from the processor and, if there are no outstanding probes or data movements, the Northbridge deasserts CONNECT a minimum of eight SYSCLK periods after the last command sent to the processor. The processor detects the deassertion of CONNECT on a rising edge of SYSCLK and deasserts PROCRDY to the Northbridge. In return, the Northbridge asserts CLKFWDRST in anticipation of reestablishing a connection at some later point.

> *Note:* The Northbridge must disconnect the processor from the AMD Duron system bus before issuing the Stop Grant special cycle to the PCI bus or passing the Stop Grant special cycle to the Southbridge for systems that connect to the Southbridge with HyperTransportTM technology.

This note applies to current chipset implementation alternate chipset implementations that do not require this are possible.

Note: In response to Halt special cycles, the Northbridge passes the Halt special cycle to the PCI bus or Southbridge immediately.

The processor can receive an interrupt after it sends a Halt special cycle, or STPCLK# deassertion after it sends a Stop Grant special cycle to the Northbridge but before the disconnect actually occurs. In this case, the processor sends the Connect special cycle to the Northbridge, rather than continuing with the disconnect sequence. In response to the Connect special cycle, the Northbridge cancels the disconnect request.

The system is required to assert the CONNECT signal before returning the C-bit for the connect special cycle (assuming CONNECT has been deasserted).

For more information, see the AMD $Athlon^{TM}$ and AMD $Duron^{TM}$ System Bus Specification, order# 21902 for the definition of the C-bit and the Connect special cycle. Figure 4 shows STPCLK# assertion resulting in the processor in the Stop Grant state and the AMD Duron system bus disconnected.



Figure 4. AMD Duron[™] System Bus Disconnect Sequence in the Stop Grant State

An example of the AMD Duron system bus disconnect sequence is as follows:

- 1. The peripheral controller (Southbridge) asserts STPCLK# to place the processor in the Stop Grant state.
- 2. When the processor recognizes STPCLK# asserted, it enters the Stop Grant state and then issues a Stop Grant special cycle.
- 3. When the special cycle is received by the Northbridge, it deasserts CONNECT, assuming no probes are pending, initiating a bus disconnect to the processor.
- 4. The processor responds to the Northbridge by deasserting PROCRDY.
- 5. The Northbridge asserts CLKFWDRST to complete the bus disconnect sequence.
- 6. After the processor is disconnected from the bus, the processor enters a low-power state. The Northbridge passes the Stop Grant special cycle along to the Southbridge.

Figure 5 shows the signal sequence of events that takes the processor out of the Stop Grant state, connects the processor to the AMD Duron system bus, and puts the processor into the Working state.



Figure 5. Exiting the Stop Grant State and Bus Connect Sequence

The following sequence of events removes the processor from the Stop Grant state and connects it to the system bus:

- 1. The Southbridge deasserts STPCLK#, informing the processor of a wake event.
- 2. When the processor recognizes STPCLK# deassertion, it exits the low-power state and asserts PROCRDY, notifying the Northbridge to connect to the bus.
- 3. The Northbridge asserts CONNECT.
- 4. The Northbridge deasserts CLKFWDRST, synchronizing the forwarded clocks between the processor and the Northbridge.
- 5. The processor issues a Connect special cycle on the system bus and resumes operating system and application code execution.

Connect StateFigure 6 below and Figure 7 on page 18 show the NorthbridgeDiagramand processor connect state diagrams, respectively.



Figure 6. Northbridge Connect State Diagram

24310F – November 2001



	Condition]		Action
1	CONNECT is deasserted by the Northbridge (for a		А	CLKFWDRST is asserted by the Northbridge.
	previously sent Halt or Stop Grant special cycle).		В	Issue a Connect special cycle.*
2	Processor receives a wake-up event and must cancel the disconnect request.		С	Return internal clocks to full speed and assert PROCRDY.
3	Deassert PROCRDY and slow down internal clocks.			Note:
4	Processor wake-up event or CONNECT asserted by Northbridge.			 The Connect special cycle is only issued after a processor wake-up event (interrupt or STPCLK# deassertion) occurs. If the AMD Duron[™] system
5	CLKFWDRST is deasserted by the Northbridge.			bus is connected so the Northbridge can probe the processor, a Connect special cycle is not issued at
6	Forward clocks start three SYSCLK periods after CLKFWDRST is deasserted.			that time (it is only issued after a subsequent processor wake-up event).

Figure 7. Processor Connect State Diagram

24310F – November 2001

AMD Duron[™] Processor Model 7 Data Sheet

4.3 Clock Control

The processor implements a Clock Control (CLK_Ctl) MSR (address C001_001Bh) that determines the internal clock divisor when the AMD Duron system bus is disconnected.

Refer to the AMD Athlon[™] and AMD Duron[™] Processors BIOS, Software, and Debug Developers Guide, order# 21656, for more details on the CLK_Ctl register.

5 **CPUID Support**

AMD Duron[™] processor model 7 version and feature set recognition can be performed through the use of the CPUID instruction, that provides complete information about the processor—vendor, type, name, etc., and its capabilities. Software can make use of this information to accurately tune the system for maximum performance and benefit to users.

For information on the use of the CPUID instruction see the following documents:

- AMD Processor Recognition Application Note, order# 20734
- AMD AthlonTM Processor Recognition Application Note Addendum, order# 21922
- AMD AthlonTM and AMD DuronTM Processors BIOS, Software, and Debug Developers Guide, order# 21656

6 Thermal Design

The AMD Duron[™] processor model 7 provides a diode that can be used in conjunction with an external temperature sensor to determine the die temperature of the processor.

The diode anode (THERMDA) and cathode (THERMDC) are available as pins on the processor.

Refer to "THERMDA and THERMDC Pins" on page 73 for more details.

For information about thermal design for the AMD Duron processor model 7, including layout and airflow considerations, see the AMD AthlonTM Processor Thermal, Mechanical, and Chassis Cooling Design Guide, order# 23794, and the cooling guidelines on http://www.amd.com.

Table 1 shows the thermal design power specifications for the AMD Duron processor model 7.

Frequency (MHz)	Nominal Voltage	Maximum Thermal Power	Typical Thermal Power	Max Die Temperature	
900	1.75 V	42.7 W	38.3 W		
950		50 44.4 W 39		39.8 W	
1000		46.1 W	41.3 W	90°C	
1100		50.3 W	45.1 W		
1200	1	54.7 W	49.1 W		
Noto:	1	1	1		

Table 1.Thermal Design Power

Note:

The thermal design power represents the maximum sustained power dissipated while executing publicly available software or instruction sequences under normal system operation at nominal VCC_CORE. Thermal solutions must monitor the processor temperature to prevent the processor from exceeding its maximum die temperature.
7 Electrical Data

7.1 Conventions

The conventions used in this chapter are as follows:

- Current specified as being sourced by the processor is *negative*.
- Current specified as being sunk by the processor is *positive*.

7.2 Interface Signal Groupings

The electrical data in this chapter is presented separately for each signal group.

Table 2 defines each group and the signals contained in each group.

Table 2.	Interface	Signal	Groupings
----------	-----------	--------	-----------

Signal Group	Signals	Notes
Power	VID[4:0], VCCA, VCC_CORE, COREFB, COREFB#	See "Absolute Ratings" on page 30, "Voltage Identification (VID[4:0])" on page 26, "VID[4:0] Pins" on page 73, "" on page 27, "VCCA Pin" on page 73, and "COREFB and COREFB# Pins" on page 69.
Frequency	FID[3:0]	See "Frequency Identification (FID[3:0])" on page 27 and "FID[3:0] Pins" on page 70.
System Clocks	SYSCLK, SYSCLK# (Tied to CLKIN/CLKIN# and RSTCLK/RSTCLK#), PLLBYPASSCLK#, PLLBYPASSCLK	See Table 9, "SYSCLK and SYSCLK# DC Characteristics," on page 32, Table 10, "SYSCLK and SYSCLK# AC Characteristics," on page 33, "SYSCLK and SYSCLK#" on page 73, and "PLL Bypass and Test Pins" on page 72.
AMD Duron™ System Bus	SADDIN[14:2]#, SADDOUT[14:2]#, SADDINCLK#, SADDOUTCLK#, SFILLVAL#, SDATAINVAL#, SDATAOUTVAL#, SDATA[63:0]#, SDATAINCLK[3:0]#, SDATAOUTCLK[3:0]#, CLKFWDRST, PROCRDY, CONNECT	See "AMD Duron™ System Bus AC and DC Characteristics" on page 34, and "CLKFWDRST Pin" on page 68.

24310F – November 2001

Table 2. Interface Signal Groupings (continued)	Table 2.	Interface	Signal	Groupings	(continued)
---	----------	-----------	--------	-----------	-------------

Signal Group	Signals	Notes
Southbridge	RESET#, INTR, NMI, SMI#, INIT#, A20M#, FERR, IGNNE#, STPCLK#, FLUSH#	See "General AC and DC Characteristics" on page 36, "INTR Pin" on page 71, "NMI Pin" on page 72, "SMI# Pin" on page 72, "INIT# Pin" on page 71, "A20M# Pin" on page 68, "FERR Pin" on page 69,"IGNNE# Pin" on page 71, "SYSCLK and SYSCLK#" on page 73, and "FLUSH# Pin" on page 71.
JTAG	TMS, TCK, TRST#, TDI, TDO	See "General AC and DC Characteristics" on page 36.
Test	PLLBYPASS#, PLLTEST#, PLLMON1, PLLMON2, SCANCLK1, SCANCLK2, SCANSHIFTEN, SCANINTEVAL, ANALOG	See "General AC and DC Characteristics" on page 36, "PLL Bypass and Test Pins" on page 72, "Scan Pins" on page 72, "Analog Pin" on page 68.
Miscellaneous	DBREQ#, DBRDY, PWROK	See "General AC and DC Characteristics" on page 36, "DBRDY and DBREQ# Pins" on page 69, "PWROK Pin" on page 72.
APIC	PICD[1:0]#, PICCLK	See "APIC Pins AC and DC Characteristics" on page 41, and "APIC Pins, PICCLK, PICD[1:0]#" on page 68.
Thermal	THERMDA, THERMDC	Table 14, "Thermal Diode Electrical Characteristics," on page 39, and "THERMDA and THERMDC Pins" on page 73

7.3 Voltage Identification (VID[4:0])

Table 3 shows the VID[4:0] DC Characteristics. For more information on VID[4:0] DC Characteristics, see "VID[4:0] Pins" on page 73.

Table 3.	VID[4:0]	DC Characteristics
----------	----------	---------------------------

Parameter	Description	Min	Max
I _{OL}	Output Current Low	16 mA	
V _{OH}	Output High Voltage	-	2.625 V*
Note: * The V	ID pins must not be pulled above this v	oltage by an external pu	llup resistor.

7.4 Frequency Identification (FID[3:0])

Table 4 shows the FID[3:0] DC characteristics. For more information, see "FID[3:0] Pins" on page 70.

 Table 4.
 FID[3:0] DC Characteristics

Parameter	Description	Min	Max
I _{OL}	Output Current Low	16 mA	
V _{OH}	Output High Voltage	-	2.625 V *
Note:			
* The F	ID pins must not be pulled above this v	oltage by an external pu	llup resistor.

7.5 VCCA AC and DC Characteristics

Table 5 shows the AC and DC characteristics for VCCA. For more information, see "VCCA Pin" on page 73.

Table 5.	VCCA AC and DC Characteristics	
----------	--------------------------------	--

Symbol	Parameter	Min	Nominal	Max	Units	Notes
V _{VCCA}	VCCA Pin Voltage	2.25	2.5	2.75	V	1
I _{VCCA}	VCCA Pin Current	0		50	mA/GHz	2
Notes:			·			

Minimum and Maximum voltages are absolute. No transients below minimum nor above maximum voltages are permitted.
 Measured at 2.5 V.

7.6 Decoupling

See the AMD Athlon[™] Processor-Based Motherboard Design Guide, order# 24363, or contact your local AMD office for information about the decoupling required on the motherboard for use with the AMD Duron[™] processor model 7.

7.7 VCC_CORE Characteristics

Table 6 shows the AC and DC characteristics for VCC_CORE. The VCC_CORE nominal value is shown in Table 8, "VCC_CORE Voltage and Current," on page 31. See Figure 8 on page 29 for a graphical representation of the VCC_CORE waveform.

Table 6. VCC_CORE AC and DC Characteristics

Symbol	Parameter	Limit in Working State	Units
V _{CC_CORE_DC_MAX}	Maximum static voltage above V _{CC_CORE_NOM} *	50	mV
V _{CC_CORE_DC_MIN}	Maximum static voltage below V _{CC_CORE_NOM} *	-50	mV
V _{CC_CORE_AC_MAX}	Maximum excursion above V _{CC_CORE_NOM} *	150	mV
V _{CC_CORE_AC_MIN}	Maximum excursion below V _{CC_CORE_NOM} *	-100	mV
t _{MAX_AC}	Maximum excursion time for AC transients	10	μs
t _{MIN_AC}	Negative excursion time for AC transients	5	μs
<i>Note:</i> *All voltage n	neasurements are taken differentially at the COREFB/COREFB#	pins.	

Figure 8 shows the processor core voltage (VCC_CORE) waveform response to perturbation. The t_{MIN_AC} (negative AC transient excursion time) and t_{MAX_AC} (positive AC transient excursion time) represent the maximum allowable time below or above the DC tolerance thresholds.



Figure 8. VCC_CORE Voltage Waveform

7.8 Absolute Ratings

The AMD Duron processor model 7 should not be subjected to conditions exceeding the absolute ratings, as such conditions can adversely affect long-term reliability or result in functional damage.

Table 7 lists the maximum absolute ratings of operation for the AMD Duron processor.

Parameter	Description	Min	Max
VCC_CORE	AMD Duron™ Processor Model 7 core supply	–0.5 V	VCC_CORE Max + 0.5 V
VCCA	AMD Duron Processor Model 7 PLL supply	–0.5 V	VCCA Max + 0.5 V
V _{PIN}	Voltage on any signal pin	–0.5 V	VCC_CORE Max + 0.5 V
T _{STORAGE}	Storage temperature of processor	-40°C	100°C

Table 7.Absolute Ratings

7.9 VCC_CORE Voltage and Current

Table 8 shows the power and current for the AMD Duron processor model 7 during normal and reduced power states.

Frequency	Nominal	Die	I _{CC} (Processor Current)		
(MHz)	Voltage Temperature		Typical	Max	
900	1.75		21.9 A	24.4 A	
950		90°C	22.8 A	25.4 A	
1000			23.6 A	26.3 A	
1100			25.8 A	28.7 A	
1200			28.0 A	31.3 A	
Stop Grant S1 or Sleep State ^{1, 2, 3, 4, 5}	1.30 V	50°C	0.66 A	1.54 A	

 Table 8.
 VCC_CORE Voltage and Current

Notes:

- 1. The cooling fan can be turned off during the Sleep State, but customers should test their systems in Sleep state to ensure that the system, when using typical parts, has adequate cooling (without the fan during the Sleep State) to meet the temperature specification of the product.
- 2. See Figure 3, "AMD Duron™ Processor Model 7 Power Management States" on page 9.
- 3. The maximum Stop Grant currents are absolute worst case currents for parts that may yield from the worst case corner of the process and are not representative of the typical Stop Grant current that is currently about one-third of the maximum specified current.
- 4. These currents occur when the AMD Duron[™] System Bus is disconnected and a low power ratio of 1/64 is applied to the core clock grid of the processor as dictated by a value of 6003_D22Fh programmed into the Clock Control (CLK_Ctl) MSR.
- 5. The Stop Grant current consumption is characterized and not tested.

7.10 SYSCLK and SYSCLK# AC and DC Characteristics

Table 9 shows the DC characteristics of the SYSCLK and SYSCLK# differential clocks. The SYSCLK signal represents CLKIN and RSTCLK tied together while the SYSCLK# signal represents CLKIN# and RSTCLK# tied together.

 Table 9.
 SYSCLK and SYSCLK# DC Characteristics

Symbol	nbol Description		Max	Units		
V _{Threshold-DC}	Crossing before transition is detected (DC)	400		mV		
V _{Threshold-AC}	nreshold-AC Crossing before transition is detected (AC)			mV		
I _{LEAK_P}	I _{LEAK_P} Leakage current through P-channel pullup to VCC_CORE			mA		
I _{LEAK_N}	Leakage current through N-channel pulldown to VSS (Ground)		1	mA		
V _{CROSS}	Differential signal crossover		VCC_CORE/2±100	mV		
C _{PIN}	Capacitance*	4	12*	pF		
<i>Note:</i> * The following processor inputs have twice the listed capacitance because they connect to two input pads—SYSCLK and SYSCLK#. SYSCLK connects to CLKIN/RSTCLK. SYSCLK# connects to CLKIN#/RSTCLK#.						

Figure 9 shows the DC characteristics of the SYSCLK and SYSCLK# signals.



Figure 9. SYSCLK and SYSCLK# Differential Clock Signals

Table 10 shows the SYSCLK/SYSCLK# differential clock AC characteristics of the AMD Duron processor model 7.

Table 10. SYSCLK and SYSCLK# AC Characteristics

Symbol	Description	Min	Max	Units	Notes
	Clock Frequency	50	100	MHz	
	Duty Cycle	30%	70%	-	
t ₁	Period	10		ns	1, 2
t ₂	High Time	1.8		ns	
t ₃	Low Time	1.8		ns	
t ₄	Fall Time		2	ns	
t ₅	Rise Time		2	ns	
	Period Stability		± 300	ps	

Notes:

Circuitry driving the SYSCLK and SYSCLK# inputs must exhibit a suitably low closed-loop jitter bandwidth to allow the PLL to track 1. the jittér. The –20 dB attenuation point, as measured into a 10-pF or 20-pF load, must be less than 500 kHz.

Circuitry driving the SYSCLK and SYSCLK# inputs may purposely alter the SYSCLK and SYSCLK# period (spread spectrum clock generators). In no cases can the period violate the minimum specification above. SYSCLK and SYSCLK# inputs may vary from 100% of the specified period to 99% of the specified period at a maximum rate of 100 kHz. 2.

Figure 10 shows a sample waveform of the SYSCLK signal.



Figure 10. SYSCLK Waveform

7.11 AMD Duron[™] System Bus AC and DC Characteristics

Table 11 shows the DC characteristics of the AMD Duron system bus used by the AMD Duron processor model 7. See Table 6, "VCC_CORE AC and DC Characteristics," on page 28 for information on T_{DIE} and VCC_CORE. For information about SYSCLK and SYSCLK#, see "SYSCLK and SYSCLK#" on page 73 and Table 19, "Pin Name Abbreviations," on page 54.

Symbol	Parameter	Condition	Min	Max	Units	Notes
V _{REF}	DC Input Reference Voltage		(0.5*VCC_CORE) -50	(0.5*VCC_CORE) +50	mV	1
I _{VREF_LEAK_P}	V _{REF} Tristate Leakage Pullup	V _{IN} = V _{REF} Nominal	-100		μA	
I _{VREF_LEAK_N}	V _{REF} Tristate Leakage Pulldown	V _{IN} = V _{REF} Nominal		100	μA	
V _{IH}	Input High Voltage		V _{REF} + 200	VCC_CORE + 500	mV	
V _{IL}	Input Low Voltage		-500	V _{REF} – 200	mV	
V _{OH}	Output High Voltage	I _{OUT} = -200 μA	0.85 VCC_CORE	VCC_CORE+500	mV	2
V _{OL}	Output Low Voltage	I _{OUT} = 1 mA	-500	400	mV	2
I _{LEAK_P}	Tristate Leakage Pullup	V _{IN} = VSS (Ground)	-1		mA	
I _{LEAK_N}	Tristate Leakage Pulldown	V _{IN} = VCC_CORE Nominal		1	mA	
C _{IN}	Input Pin Capacitance		4	12	pF	

Table 11. AMD Duron[™] System Bus DC Characteristics

Notes:

V_{REF} is nominally set to 50% of VCC_CORE with actual values that are specific to motherboard design implementation. V_{REF} must be created with a sufficiently accurate DC source and a sufficiently quiet AC response to adhere to the ± 50 mV specification listed above.
 Specified at the T_{DIF} and VCC_CORE specifications in this document.

The AC characteristics of the AMD Duron system bus are shown in Table 12 on page 35. The parameters are grouped based on the source or destination of the signals involved.

Table 12.	AMD Duron [™]	System Bus	AC Characteristics
-----------	------------------------	-------------------	--------------------

Group	Symbol	Parameter	Min	Max	Units	Notes
All Signals	T _{RISE}	Output Rise Slew Rate	1	3	V/ns	1
All Signals	T _{FALL}	Output Fall Slew Rate	1	3	V/ns	1
	T _{SKEW-SAMEEDGE}	Output skew with respect to the same clock edge	-	385	ps	2
F	T _{SKEW-DIFFEDGE}	Output skew with respect to a different clock edge	-	770	ps	2
Forward Clocks	T _{SU}	Input Data Setup Time	300		ps	3
	T _{HD}	Input Data Hold Time	300		ps	3
	C _{IN}	Capacitance on input Clocks	4	12	pF	
	C _{OUT}	Capacitance on output Clocks	4	12	pF	
	T _{VAL}	RSTCLK to Output Valid	250	2000	ps	4, 5
Sync	T _{SU}	Setup to RSTCLK	500		ps	4, 6
	T _{HD}	Hold from RSTCLK	1000		ps	4, 6

Notes:

1. Rise and fall time ranges are guidelines over which the I/O has been characterized.

 T_{SKEW-SAMEEDGE} is the maximum skew within a clock forwarded group between any two signals or between any signal and its forward clock, as measured at the package, with respect to the same clock edge. T_{SKEW-DIFFEDGE} is the maximum skew within a clock forwarded group between any two signals or between any signal and its forward clock, as measured at the package, with respect to different clock edges.

3. Input SU and HD times are with respect to the appropriate Clock Forward Group input clock.

4. The synchronous signals include PROCRDY, CONNECT, and CLKFWDRST.

5. T_{VAL} is RSTCLK rising edge to output valid for PROCRDY. Test Load is 25 pF.

6. T_{SU} is setup of CONNECT/CLKFWDRST to rising edge of RSTCLK. T_{HD} is hold of CONNECT/CLKFWDRST from rising edge of RSTCLK.

7.12 General AC and DC Characteristics

Table 13 shows the AMD Duron processor model 7 AC and DC characteristics of the Southbridge, JTAG, test, and miscellaneous pins.

Table 13.	General AC and	DC Characteristics
-----------	----------------	---------------------------

Parameter Description	Condition	Min	Max	Units	Notes
Input High Voltage		(VCC_CORE/2) + 200 mV	VCC_CORE + 300 mV	v	1, 2
Input Low Voltage		-300	350	mV	1, 2
Output High Voltage		VCC_CORE - 400	VCC_CORE + 300	mV	
Output Low Voltage		-300	400	mV	
Tristate Leakage Pullup	V _{IN} = VSS (Ground)	-1		mA	
Tristate Leakage Pulldown	V _{IN} = VCC_CORE Nominal		600	μA	
Output High Current			-16	mA	3
Output Low Current		16		mA	3
Sync Input Setup Time		2.0		ns	4, 5
Sync Input Hold Time		0.0		ps	4, 5
Output Delay with respect to RSTCLK		0.0	6.1	ns	5
	Input High Voltage Input Low Voltage Output High Voltage Output Low Voltage Tristate Leakage Pullup Tristate Leakage Pulldown Output High Current Output High Current Sync Input Setup Time Sync Input Hold Time	Input High VoltageInput Low VoltageOutput Low VoltageOutput High VoltageOutput Low VoltageTristate Leakage PullupTristate Leakage PulldownVIN = VCC_CORE NominalOutput High CurrentOutput Low CurrentSync Input Setup TimeSync Input Hold Time	Input High Voltage(VCC_CORE/2) + 200 mVInput Low Voltage-300Output High VoltageVCC_CORE - 400Output Low Voltage-300Tristate Leakage PullupVIN = VSS (Ground)Tristate Leakage PulldownVIN = VCC_CORE NominalOutput High CurrentIOutput Low Current16Sync Input Setup Time2.0Sync Input Hold Time0.0	Input High VoltageVCC_CORE/2) + 200 mVVCC_CORE + 300 mVInput Low Voltage-300350Output High VoltageVCC_CORE - 400VCC_CORE + 300Output Low Voltage-300400Tristate Leakage PullupVIN = VSS (Ground)-1Tristate Leakage PulldownVIN = VCC_CORE Nominal600Output High Current-16-16Sync Input Setup Time2.00.0	Input High VoltageVCC_CORE/2) + 200 mVVCC_CORE + 300 mVVInput Low Voltage-300350mVOutput High VoltageVCC_CORE - 400VCC_CORE + 300mVOutput Low Voltage-300VCC_CORE - 400mVTristate Leakage PullupVIN = VSS (Ground)-10mATristate Leakage PulldownVIN = VCC_CORE Nominal600μAOutput High CurrentIncol16mASync Input Setup TimeIncol2.0nsSync Input Hold TimeIncol0.0ps

Notes:

1. Characterized across DC supply voltage range.

2. Values specified at nominal VCC_CORE. Scale parameters between VCC_CORE minimum and VCC_CORE maximum.

3. I_{OL} and I_{OH} are measured at V_{OL} max and V_{OH} min, respectively.

4. Synchronous inputs/outputs are specified with respect to RSTCLK and RSTCK# at the pins.

5. These are aggregate numbers.

6. Edge rates indicate the range over which inputs were characterized.

7. In asynchronous operation, the signal must persist for this time to enable capture.

8. This value assumes RSTCLK period is 10 ns \implies TBIT = 2*fRST.

9. The approximate value for standard case in normal mode operation.

10. This value is dependent on RSTCLK frequency, divisors, Low Power mode, and core frequency.

11. Reassertions of the signal within this time are not guaranteed to be seen by the core.

12. This value assumes that the skew between RSTCLK and K7CLKOUT is much less than one phase.

13. This value assumes RSTCLK and K7CLKOUT are running at the same frequency, though the processor is capable of other configurations.

14. Time to valid is for any open drain pins. See requirements 7 and 8 in Chapter 8, "Power-Up Timing Requirements," for more information.

Symbol	Parameter Description	Condition	Min	Max	Units	Notes
T _{BIT}	Input Time to Acquire		20.0		ns	7, 8
T _{RPT}	Input Time to Reacquire		40.0		ns	9–13
T _{RISE}	Signal Rise Time		1.0	3.0	V/ns	6
T _{FALL}	Signal Fall Time		1.0	3.0	V/ns	6
C _{PIN}	Pin Capacitance		4	12	pF	
T _{VALID}	Time to data valid			100	ns	14

Table 13. General AC and DC Characteristics (continued)

Notes:

1. Characterized across DC supply voltage range.

2. Values specified at nominal VCC_CORE. Scale parameters between VCC_CORE minimum and VCC_CORE maximum.

3. I_{OL} and I_{OH} are measured at V_{OL} max and V_{OH} min, respectively.

4. Synchronous inputs/outputs are specified with respect to RSTCLK and RSTCK# at the pins.

5. These are aggregate numbers.

6. Edge rates indicate the range over which inputs were characterized.

7. In asynchronous operation, the signal must persist for this time to enable capture.

8. This value assumes RSTCLK period is 10 ns \implies TBIT = 2*fRST.

9. The approximate value for standard case in normal mode operation.

10. This value is dependent on RSTCLK frequency, divisors, Low Power mode, and core frequency.

11. Reassertions of the signal within this time are not guaranteed to be seen by the core.

12. This value assumes that the skew between RSTCLK and K7CLKOUT is much less than one phase.

13. This value assumes RSTCLK and K7CLKOUT are running at the same frequency, though the processor is capable of other configurations.

14. Time to valid is for any open drain pins. See requirements 7 and 8 in Chapter 8, "Power-Up Timing Requirements," for more information.

7.13 Open Drain Test Circuit

Figure 11 is a test circuit that may be used on Automated Test Equipment (ATE) to test for validity on open drain pins.

Refer to Table 13, "General AC and DC Characteristics," on page 36 for timing requirements.



Notes:

 V_{Termination} = 1.2 V for VID and FID pins. V_{Termination} = 1.0 V for APIC pins.
 I_{OL} = -16 mA for VID and FID pins. I_{OL} = -12 mA for APIC pins

Figure 11. General ATE Open Drain Test Circuit

7.14 Thermal Diode Characteristics

Thermal Diode Electrical Characteristics. Table 14 shows the

AMD Duron processor model 7 electrical characteristics of the on-die thermal diode.

Table 14. Thermal Diode Electrical Characteristi
--

Symbol	Parameter Description	Min	Nom	Max	Units	Notes
I _{fw}	Forward bias current	5		300	μA	1
n	Diode ideality factor	1.002	1.008	1.016		2, 3, 4, 5
Notes:						

1. The sourcing current should always be used in forward bias only.

- 2. Characterized at 95°C with a forward bias current pair of 10 μ A and 100 μ A.
- 3. Not 100% tested. Specified by design and limited characterization.
- 4. The diode ideality factor, n, is a correction factor to the ideal diode equation.

For the following equations, use the following variables and constants:

- *n* Diode ideality factor
- *k* Boltzmann constant
- *q* Electron charge constant
- *T* Diode temperature (Kelvin)
- *V_{BE}* Voltage from base to emitter
- I_C Collector current
- I_{S} Saturation current
- *N Ratio of collector currents*

The equation for V_{BE} is:

$$V_{BE} = \frac{nkT}{q} \cdot \ln\left(\frac{I_C}{I_S}\right)$$

By sourcing two currents and using the above equation, a difference in base emitter voltage can be found that leads to the following equation for temperature:

$$T = \frac{\Delta V_{BE}}{n \cdot \ln(N) \cdot \frac{k}{q}}$$

5. If a different sourcing current pair is used other than 10 µA and 100 µA, the following equation should be used to correct the temperature. Subtract this offset from the temperature measured by the temperature sensor.

For the following equations, use the following variables and constants: I_{high} High sourcing current I_{low} Low sourcing current

 T_{offset} (in °C) can be found using the following equation:

$$T_{offset} = (6.0 \cdot 10^4) \cdot \frac{(I_{high} - I_{low})}{\ln\left(\frac{I_{high}}{I_{low}}\right)} - 2.34$$

Thermal Protection Characterization. The following section describes parameters relating to thermal protection. The implementation of thermal control circuitry to control processor temperature is left to the manufacturer to determine how to implement.

Thermal limits in motherboard design are necessary to protect the processor from thermal damage. $T_{SHUTDOWN}$ is the temperature for thermal protection circuitry to initiate shutdown of the processor. T_{SD_DELAY} is the maximum time allowed from the detection of the over-temperature condition to processor shutdown to prevent thermal damage to the processor.

Systems that do not implement thermal protection circuitry or that do not react within the time specified by T_{SD_DELAY} can cause thermal damage to the processor during the unlikely events of fan failure or powering up the processor without a heat-sink. The processor relies on thermal circuitry on the motherboard to turn off the regulated core voltage to the processor in response to a thermal shutdown event.

Thermal protection circuitry reference designs and thermal solution guidelines are found in the following documents:

- AMD AthlonTM Processor-Based Motherboard Design Guide, order# 24363
- Thermal Diode Monitoring Circuits, order# 25658
- AMD Thermal, Mechanical, and Chassis Cooling Design Guide, order# 23794
- http://www1.amd.com/products/athlon/thermals

Table 15 on page 41 shows the $\rm T_{SHUTDOWN}$ and $\rm T_{SD_DELAY}$ specifications for circuitry in motherboard design necessary for thermal protection of the processor.

Table 15. Guidelines for Platform Thermal Protection of the Processor

Symbol	Parameter Description		Units	Notes		
T _{SHUTDOWN}	UTDOWN Thermal diode shutdown temperature for processor protection		°C	1, 2, 3		
T _{SD_DELAY}	Maximum allowed time from T _{SHUTDOWN} detection to processor shutdown	500 ms 1		1, 3		
<i>Notes:</i> The thermal diode is not 100% tested, it is specified by design and limited characterization. The thermal diode is capable of responding to thermal events of 40°C/s or faster. 						
3. The AM						

shutdown event. Refer to Thermal Diode Monitoring Circuits, order# 25658, for thermal protection circuitry designs.

7.15 APIC Pins AC and DC Characteristics

Table 16 shows the AMD Duron processor model 7 AC and DC characteristics of the APIC pins.

Table 16. APIC Pin AC and DC Characteristics

Symbol	Parameter Description	Condition	Min	Max	Units	Notes
V _{IH}	Input High Voltage		1.7	2.625	V	1, 3
V _{IL}	Input Low Voltage		-300	700	mV	1, 2
V _{OH}	Output High Voltage			2.625	V	3
V _{OL}	Output Low Voltage		-300	400	mV	
I _{LEAK_P}	Tristate Leakage Pullup	V _{IN} = VSS (Ground)	-1		mA	
I _{LEAK_N}	Tristate Leakage Pulldown	V _{IN} = 2.5 V		1	mA	
I _{OL}	Output Low Current	V _{OL} Max	12		mA	
T _{RISE}	Signal Rise Time		1.0	3.0	V/ns	4
T _{FALL}	Signal Fall Time		1.0	3.0	V/ns	4
C _{PIN}	Pin Capacitance		4	12	pF	
Notes:		I			I	

1. Characterized across DC supply voltage range

2. 2.625 V = 2.5 V + 5% maximum

3. Edge rates indicate the range over which inputs were characterized

24310F – November 2001

8 Signal and Power-Up Requirements

The AMD Duron[™] processor model 7 is designed to provide functional operation if the voltage and temperature parameters are within the limits of normal operating ranges.

8.1 **Power-Up Requirements**

Signal Sequence and Timing Description Figure 12 shows the relationship between key signals in the system during a power-up sequence. This figure details the requirements of the processor.



Figure 12. Signal Relationship Requirements During Power-Up Sequence

- *Notes:* **1.** Figure 12 represents several signals generically by using names not necessarily consistent with any pin lists or schematics.
 - 2. Requirements 1-8 in Figure 12 are described in "Power-Up Timing Requirements" on page 44

Power-Up Timing Requirements. The signal timing requirements are as follows:

- RESET# must be asserted before PWROK is asserted. The AMD Duron processor model 7 does not set the correct clock multiplier if PWROK is asserted prior to a RESET# assertion. It is recommended that RESET# be asserted at least <u>10 nanoseconds</u> prior to the assertion of PWROK. In practice, Southbridges will assert RESET# milliseconds before PWROK is deasserted.
- 2. All motherboard voltage planes must be within specification before PWROK is asserted.

PWROK is an output of the voltage regulation circuit on the motherboard. PWROK indicates that VCC_CORE and all other voltage planes in the system are within specification.

The motherboard is required to delay PWROK assertion for a minimum of three milliseconds from the 3.3 V supply being within specification. This ensures that the system clock (SYSCLK/SYSCLK#) is operating within specification when PWROK is asserted.

The processor core voltage, VCC_CORE, must be within specification as dictated by the VID[4:0] pins driven by the processor before PWROK is asserted. Before PWROK assertion, the AMD Duron processor is clocked by a ring oscillator.

The processor PLL is powered by VCCA. The processor PLL does not lock if VCCA is not high enough for the processor logic to switch for some period before PWROK is asserted. VCCA must be within specification at least five microseconds before PWROK is asserted.

In practice VCCA, VCC_CORE, and all other voltage planes must be within specification for several milliseconds before PWROK is asserted.

After PWROK is asserted, the processor PLL locks to its operational frequency.

3. The system clock (SYSCLK/SYSCLK#) must be running before PWROK is asserted.

When PWROK is asserted, the processor switches from driving the internal processor clock grid from the ring oscillator to driving from the PLL. The reference system clock must be valid at this time. The system clocks are designed to be running after 3.3 V has been within specification for three milliseconds.

4. PWROK assertion to deassertion of RESET#

The duration of RESET# assertion during cold boots is intended to satisfy the time it takes for the PLL to lock with a less than 1 ns phase error. The processor PLL begins to run after PWROK is asserted and the internal clock grid is switched from the ring oscillator to the PLL. The PLL lock time may take from hundreds of nanoseconds to tens of microseconds. It is recommended that the minimum time between PWROK assertion to the deassertion of RESET# be at least <u>1.0 milliseconds</u>. Southbridges enforce a delay of 1.5 to 2.0 milliseconds between PWRGD (Southbridge version of PWROK) assertion and NB_RESET# deassertion.

- 5. PWROK must be monotonic and meet the timing requirements as defined in Table 13, "General AC and DC Characteristics," on page 36. The processor should not switch between the ring oscillator and the PLL after the initial assertion of PWROK.
- 6. NB_RESET# must be asserted (causing CONNECT to also assert) before RESET# is deasserted. In practice all Southbridges enforce this requirement.

If NB_RESET# does not assert until after RESET# has deasserted, the processor misinterprets the CONNECT assertion (due to NB_RESET# being asserted) as the beginning of the SIP transfer. There must be sufficient overlap in the resets to ensure that CONNECT is sampled asserted by the processor before RESET# is deasserted.

- 7. The FID[3:0] signals are valid within 100 ns after PWROK is asserted. The chipset must not sample the FID[3:0] signals until they become valid. Refer to the *AMD Athlon*TM *Processor-Based Motherboard Design Guide*, order# 24363, for the specific implementation and additional circuitry required.
- 8. The FID[3:0] signals become valid within 100 ns after RESET# is asserted. Refer to the *AMD Athlon*[™] *Processor-Based Motherboard Design Guide*, order# 24363, for the specific implementation and additional circuitry required.

Clock Multiplier Selection (FID[3:0]) The chipset samples the FID[3:0] signals in a chipset-specific manner from the processor and uses this information to determine the correct Serial Initialization Packet (SIP). The chipset then sends the SIP information to the processor for configuration of the AMD Duron system bus for the clock multiplier that determines the processor frequency indicated by the FID[3:0] code. The SIP is sent to the processor using the SIP protocol. This protocol uses the PROCRDY, CONNECT, and CLKFWDRST signals, that are synchronous to SYSCLK. For more information, see "FID[3:0] Pins" on page 74.

Serial Initialization Packet (SIP) Protocol. Refer to *AMD Athlon™ and AMD Duron™ System Bus Specification*, order# 21902 for details of the SIP protocol.

8.2 **Processor Warm Reset Requirements**

Northbridge ResetRESET# cannot be asserted to the processor without also being
asserted to the Northbridge. RESET# to the Northbridge is the
same as PCI RESET#. The minimum assertion for PCI RESET#
is one millisecond. Southbridges enforce a minimum assertion
of RESET# for the processor, Northbridge, and PCI of 1.5 to 2.0
milliseconds.

9 Mechanical Data

9.1 Introduction

The AMD Duron[™] processor model 7 connects to the motherboard through a Pin Grid Array (PGA) socket named Socket A and utilizes the Ceramic Pin Grid Array (CPGA) package type described in "CPGA Package Description" on page 48. For more information, see the *AMD Athlon[™] Processor-Based Motherboard Design Guide*, order# 24363.

9.2 Die Loading

The processor die on the CPGA package is exposed at the top of the package. This feature facilitates heat transfer from the die to an approved heat sink. It is critical that the mechanical loading of the heat sink does not exceed the limits shown in Table 17. Any heat sink design should avoid loads on corners and edges of die. The CPGA package has compliant pads that serve to bring surfaces in planar contact. Tool-assisted zero insertion force sockets should be designed so that no load is placed on the ceramic substrate of the package.

Table 17 shows the mechanical loading specifications for the processor die.

Location	Dynamic (MAX)	Static (MAX)	Units	Note
Die Surface	100	30	lbf	1
Die Edge	10	10	lbf	2
<i>Notes:</i> 1. Load specified for	or coplanar contact to di	ie surface.		<u>.</u>

 Table 17.
 Mechanical Loading

Load specified for a surface at no more than a two degree angle of inclination to die surface.

9.3 CPGA Package Description

Figure 13 on page 49 shows a diagram and notes for the AMD Duron processor model 7 CPGA package. Table 18 provides the dimensions in millimeters assigned to the letters and symbols shown in the Figure 13 diagram.

Letter or Symbol	Minimum Dimension ¹	Maximum Dimension ¹	Letter or Symbol	Minimum Dimension ¹	Maximum Dimension ¹
D/E	49.27	49.78	E9	1.66	1.96
D1/E1	45.72	2 BSC	G/H	-	4.50
D2	11.69	8 REF	А	2.24	REF
D3	1.27	1.53			
D4	11.84	12.39	A2	0.80	0.88
D5	11.84	12.39	A3	0.116	-
D6	5.91	6.46	A4	-	1.90
D7	10.65	11.20	φP	-	6.60
D8	3.05	3.35	φb	0.43	0.50
E2	9.034	4 REF	φb1	1.40	REF
E3	2.35	2.65	S	1.435	2.375
E4	7.25	7.80	L	3.05	3.31
E5	7.25	7.80	М	3	7
E6	8.86	9.41	Ν	453 ((pins)
E7	8.86	9.41	е	1.27	BSC
E8	15.59	16.38	e1	2.54	BSC
Note: 1. Dimens	sions are given in	millimeters.			

Table 18. Dimensions for the AMD Duron™ Processor Model 7 CPGA Package Package



GENERAL NOTES:

- 1. All dimensions are specified in millimeter (mm).
- 2. Dimensioning and tolerancing per ASME-Y14.5M-1994.
- A This corner has a chamfer, and is marked with a square on top of the package to identify the pin A1 corner for handling and orientation purposes.
- \triangle Pin tips should have radius.
- \triangle Symbol "M" determines pin matrix size and "N" is number of pins.
- 6. For staggered pin configuration, pins on the same row are on a 2.54 mm grid. Adjacent rows offset by 1.27 mm.

Figure 13. AMD Duron[™] Processor Model 7 CPGA Package

24310F – November 2001

24310F – November 2001

10 Pin Descriptions

10.1 Pin Diagram and Pin Name Abbreviations

Figure 14 on page 52 shows the staggered Ceramic Pin Grid Array (CPGA) for the AMD DuronTM processor model 7. Because some of the pin names are too long to fit in the grid, they are abbreviated. Figure 15 on page 53 shows the bottomside view of the array. Table 19 on page 54 lists all the pins in alphabetical order by pin name, along with the abbreviation where necessary.

	A	8	J	۵	ш	-	5	т	ſ	¥	_	۶	z	٩	ð	~	S	⊢	n	>	٨	X	۲	z	AA	AB	AC	AD	AE	AF	AG	АН	A	AK	AL	AM	AN	
37	SD#30		SDOC#1		SD#22		SD#21		SD#29		SD#28		81#OS		91#OS		9# OS		NC		l#OS		SD#12		SD#13		SD#11		6# OS		SAHF7		SA#3		SAI#10		SAI#9	37
36		VCC		VSS		VCC		VSS		VCC		SSV		VCC		VSS		VCC		VSS		VCC		SSV		VCC		VSS		VCC		SSV		VCC		SSV		36
35	0₩0S		SD#41		SD#31		SD#23		SDIG#1		NC		SD#27		20#17		SD#15		SD#4		20#2		SD#3		0#0S		SD#14		SDOC#0		SAIFII		SAl#6		SAl#4		SAI#13	35
34		VSS		VSS		VCC		VSS		VCC		SSV		VCC		VSS		VCC		VSS		VCC		SSV		VCC		VSS		VCC		SSV		VCC		VCC		34
33	Z#300S		SD#42		NC		SD#20		61 #OS		SD#26		50#25		5D#24		SD#7		5#0S		0#CHUS		NC		8#0S		01 # OS		SAI#5		SA#2		SAIC#		SA俳8		#NNIQS	33
32		VCC		VCC		VCC		NC		VCC		SSV		VCC		SSV		JJV		SSV		VCC		SSV		VCC		VSS		NC		SSV		SSV		SSV		32
31	NC		SD#43		SD#32		¥		¥		K		NC		NC		NC		NC		NC		NC		NC		NC		NC		NC		SFILLV#		#N00S		SAI#14	31
30		VSS		SSV		¥		Ň		¥		SSV		λCC		SSV		VCC		SSV		VCC		SSV		λCC		NC		NC		NC		λŒ		λCC		30
29	SD#44		SD#45		SD#33		¥																								КЕҮ		SAHF0		SAI#1		SAI#12	29
28		NCC		ACC		NCC		¥																						Ň		NSS		VSS		V5S		28
27	SD#34		SD#38		SDIC#2		¥																								KEY		¥		¥		¥	27
26	5	SSV	2	VSS		VSS		VSS																						VCC		VCC	*	VCC		VCC		5 26
25	SD#35		SD#47		¥		KEY																								NC		PLBYP#		N		¥	1 25
24	6	VCC	7	KC	9	NCC		NCC																						VSS		VSS	-	SSV	E	SSV	7	3 24
23	SD#39		SD#37		90#46		KEY		-								Š	5													NC		VCCA		CNNCT		PRCRDY	22 23
22	23	VSS	26	VSS	36	VSS		SSV												-	_									VCC		NCC	8	NCC	0	VCC	告	21 2
21	20#27	J	SD#56	5	SD#36	J	N	J.										5		D										S	NC	S	CLKFR		K7C0	S	K7C0#	20 2
19 20	NC	ACC	SD#59	VCC	SD#58	VCC	NC	VCC									 ≥	•	Model 7	N										VSS	NC	SSA	NC	SSV	RCLK#	VSS	RCLK	19 2
18 1	N	SSV	SDŧ	SSV	SĘ	VSS	z	SSV										5	B	ide										VCC		VCC	×	VCC	RCI	VCC	2	18
1 21	SD#62	~	09#0S	~	SD#48	~	KEY	~											Σ	Tonside View	2									2	KEY	M	N	5	CLKIN#	8	CLKIN	17
16 1	SD	VCC	ß	VCC	8	VCC	-	VCC									AMD Direa TM Bracesor	3												VSS		VSS	-	VSS	Ð	VSS	9	16
15	SD#63		SD#51	_	SDIC#3	-	KEY	_									2													-	КЕҮ	_	NC		PLBYC#	-	PLBYC	15
14	S	SSV	S	VSS	S	SSA		SSV																						VCC		VCC		VCC	4	ACC		14
13	SD#53		NC		SD#49		¥																								COR EF B#		ANLOG		PLMN2		PLANT	13
12	S	VCC		VCC		VCC		VCC																						VSS		SSA	V	VSS	-	VSS	-	12
1	19#0		SD0(#3		SD#50	-	NC		1																						COREFB		NC		NC		X	=
10		VSS	SI	VSS		A5S	-	NC	1																					NC		NCC		ACC		NCC		10
	SD#55		SD#54		SD#52		KEY		1																						KEY		NC		NC		¥	6
8	-	VCC		VCC		Х		NC		ĸ		VCC		VSS		VCC		VSS		VCC		VSS		VCC		VSS		NC		NC		NC		¥		¥		8
7	SA0#3		SA0#2		SAO#6		KEY		VID[4]		VID[3]		KEY		KEY		THDA		THDC		NC		KEY		КЕҮ		NC		NC		KEY		NC		NC		¥	7
9		SSV		VSS		VSS		NC		VSS		VCC		VSS		VCC		VSS		VCC		VSS		VCC		VSS		VCC		NC		DMA		CPR#		VSS		Ŷ
5	SA0#5		SA0#8		5A0#4		SA0#13		ĸ		VID[2]		PICD#1		SCNSN		SCNCK2		TD0		VREF_S		N		N		NZ		ZP		NC		VCC		VCC		#IWS	5
4		VCC		VCC		SSV		NCC		SSV		NCC		SSV		NCC		SSA		NCC		SSA		NCC		SSV		VCC		VSS		NCC		SSV		SSV		4
°.	SA0#12		SA0#9		\$AOC#		SA0#14		SA0#1		[1] av		PICD#0		SWL		SCNINV		TR ST#		[1] dia		FID[3]		D BRE Q#		PLTS T#		PWROK		RESET#		#LINI		FLUSH#		IWN	3
2		SSV		VCC		SSV		NCC		SSV		NCC		SSV		NCC		SSA		NCC		SSA		NCC		SSV		VCC		VSS		NCC		SSV		VCC		2
-			SA0#7		SAO#11		SA0#10		SA0#0		[0]av		PICCLK		TCK		SCNCKI		IDI		[0] OII		FID[2]		DBRDY		STPC#		A20M#		FERR		IGNNE#		INTR			-
	A	8	J	٥	ш	4	5	H	_	Х		W	N	P	ð	R	s	L	n	٨	Μ	Х	Y	z	AA			-		AF	AG	ΗH		AK	AL	AM	AN	

Preliminary Information

AMD Duron[™] Processor Model 7 Data Sheet

24310F – November 2001

Figure 14. AMD DuronTM Processor Model 7 Pin Diagram-Topside View

	1	2	3	4	5	9	7	∞	6	10	=	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	
AN			IMI		\$MI#		NC		NC		NC		PLMNT		PLBYC		CLKIN		RCLK		K7 C0#		PRCRDY		NC		NC		SAI#12		SAI#14 31		\$DINV#		SAI#13 35		SA#9	AN
ΨW		VCC		VSS		VSS		¥		VCC		VSS		VCC		VSS		VCC		VSS		VCC		VSS		VCC		VSS		VCC		VSS		VCC		VSS		AM
AL	INTR		FLUSH#		VCC		NC		NC		NC		PLMN2		PLBYC#		CLKIN#		RCLK#		K7C0		CNNC		NC		NC		SAI#1		\$DOV#		SAH#8		SAl#4		SAI#10	AL
AK		SSV		SSV		CPR#		NC		VCC		SSV		VCC		SSV		VCC		SSV		VCC		SSV		VCC		SSV		VCC		SSV		VCC		VCC		AK
Ā	IGNNE#		#1INI		VCC		NC		NC		NC		ANLOG		NC		NC		NC		CLKFR		NCCA		PLBYP#		NC		SA俳0		SFILLV#		SAIC#		SAI#6		SAI#3	Ā
АН		VCC		VCC		AMD		NC		VCC		VSS		VCC		VSS		VCC		SSV		VCC		VSS		VCC		VSS		NC		VSS		VSS		VSS		АН
AG	FERR		RESET#		¥		KEY		KEY		COREFB		COREFB#		KEY		KEY		¥		¥		NC		¥		KEY		KEY		¥		SAI#2		SAI#11		SAI#7	AG
AF		NSS		VSS		NC		NC		NC		NSS		NCC		VSS		NCC		SSV		VCC		VSS		NCC		NC		NC		NC		NCC		NCC		AF
AE	A20M#		PWROK		đ2		¥																								N		S#I#S		SDOC#0		6#OS	AE
AD		NCC		ACC		VCC		ĸ																						¥		NSS		VSS		NSS		AB AC AD AE AF
AC	STPC#		PLTST#		NZ		NC																								NC		SD#10		SD#14		II#OS	AC
AB		SSV		VSS		VSS		VSS																						λCC		NCC		VCC		VCC		AB
AA	DBRDY		DBREQ#		¥		KEY																								¥		SD#8		SD#0		SD#13	<
z		VCC		VCC		VCC)))										_												SSV		VSS		VSS		VSS		X X X X X X X X X X X X X X X X X X X
۲	FID[2]		FID[3]		NC		KEY											SO													NC		NC		SD#3		SD#12	×
×		SSV		NSS		A5S		SSV										Ges												NCC		NCC		ACC		ACC		×
≥	FID[0]		[1]OIJ		VREF_S		¥											Ĩ.													¥		SDIC#0		SD#2		1#OS	>
>		VCC		VCC		VCC		VCC									ž	AMD DUFON Processor	Model 7	Pottomcido Viour										SSV		VSS		VSS		VSS		>
∍	IDI		TRST#		001		THDC											, Q													¥		SD#5		SD#4		¥	-
F	-	SSV	~	SSV	2	SSV		VSS	_										2											VCC		VCC		VCC		VCC		-
s	SCNCK1		SCNINV		SON CK2		THDA										6				2										¥		20#7		SD#15		SD#6	s
2		NCC	10	VCC	-	ACC	_	ACC																						VSS		VSS	54	VSS	1	VSS	9	~
ø	TCK	\$	IMS	5	SCNSN	5	KEY	5	-																						¥	0	SD#24	0	SD#17	0	SD#16	σ '
4	X	SSV	0#I	VSS	曲	VSS	٨	SSV	-																					VCC		VCC	25	VCC	17	VCC	\$D#18	° z
z W	PICCLK	NCC	PICD#0	VCC	PICD#1	VCC	KEY	VCC	-																					VSS	¥	VSS	SD#25	VSS	SD#27	VSS	SD≜	z z
	[0] UI	W	[1]div	×	VID[2]	×	VID[3]	×	-																					5	ÿ	5	SD#26	2	N	5	SD#28	-
¥		VSS		VSS	1	VSS	VID	NC																						NC		VCC		NCC	-	VCC	S	× !
	SA 0#0		SA0#1		¥		VID[4]																								X		SD#19		SDIC#1		SD#29	
т		VCC		VCC		NC		NC	1	NC		VCC		SSV		VCC		SSV		VCC		VSS		VCC		SSV		N		N		¥		SSV	S	SSV	S	- - 1
υ			SA0#14		SA0#13		KEY		KEY		NC		NC		KEY		KEY		У		NC		KEY		KEY		NC		NC		Ň		SD#20		SD#23		SD#21	U
u.		SSV		SSV	1	SSV		NC		SSV		VCC		SSV		VCC		SSV		VCC		VSS		VCC		SSV		VCC		NC		VCC		VCC		VCC		u.
ш	SA0#11		SAOC#		SAO#4		SAO#6		SD#52		SD#50		SD#49		SDIC#3		SD#48		SD#58		SD#36		SD#46		¥		SDIC#2		SD#33		SD#32		¥		SD#31		SD#22	ш
۵		VCC		VCC		VSS		VCC	-	VSS		VCC		VSS		VCC		VSS		VCC		VSS		VCC		VSS	-	VCC		SSV		VCC		VSS		VSS		۵
U	SAO#7		SA0#9		SA0#8	T	SA0#2	T	SD#54	T	SDOC#3		NC		ls#ds		5 D# 60		SD#59		SD#56		SD#37		SD#47		SD#38		SD#45	1	SD#43		SD#42		SD#41	T	SD0C#1	υ
8		SSV		VCC		SSV		VCC		SSV		VCC		SSV		VCC		VSS		VCC		SSV		VCC		SSV		VCC		SSV	-	VCC		VSS		VCC		æ
۲			SA0#12		SA0#5		SA0#3		SD#55		19#0S		SD#53		SD#63		SD#62		¥		SD#57		SD#39		SD#35		SD#34		SD#44		¥		SD0C#2		SD#40		SD#30	۹
	-	2	3	4	5	9	1	8	6	10	П	12	13	14	15	16	17	18	61	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	

Table 19. Pin Name Abbreviations

Abbreviation	Full Name	Pin	Abbreviation	Full Name	Pin
	A20M#	AE1		NC	A19
	AMD	AH6		NC	A31
ANLOG	ANALOG	AJ13		NC	C13
CLKFR	CLKFWDRST	AJ21		NC	E25
	CLKIN	AN 17		NC	E33
	CLKIN#	AL17		NC	F8
CNNCT	CONNECT	AL23		NC	F30
	COREFB	AG11		NC	G11
	COREFB#	AG13		NC	G13
CPR#	CPU_PRESENCE#	AK6		NC	G19
	DBRDY	AA1		NC	G21
	DBREQ#	AA3		NC	G27
	FERR	AG1		NC	G29
	FID[0]	W1		NC	G31
	FID[1]	W3		NC	H6
	FID[2]	Y1		NC	H8
	FID[3]	Y3		NC	H10
	FLUSH#	AL3		NC	H28
	IGNNE#	AJ1		NC	H30
	INIT#	AJ3		NC	H32
	INTR	AL1		NC	J5
K7CO	K7CLKOUT	AL21		NC	J31
K7CO#	K7CLKOUT#	AN21		NC	K8
	KEY	G7		NC	K30
	KEY	G9		NC	L31
	KEY	G15		NC	L35
	KEY	G17		NC	N31
	KEY	G23		NC	Q31
	KEY	G25		NC	S31
	KEY	N7		NC	U31
	KEY	Q7		NC	U37
	KEY	Y7		NC	W7
	KEY	AA7		NC	W31
	KEY	AG7		NC	Y5
	KEY	AG9		NC	Y31
	KEY	AG15		NC	Y33
	KEY	AG 17		NC	AA5
	KEY	AG27		NC	AA31
	KEY	AG29		NC	AC7

Abbreviation	Full Name	Pin	Abbreviation	Full Name	Pin
	NC	AC31		PICCLK	N1
	NC	AD8	PICD#0	PICD[0]#	N3
	NC	AD30	PICD#1	PICD[1]#	N5
	NC	AE7	PLBYP#	PLLBYPASS#	AJ25
	NC	AE31	PLBYC	PLLBYPASSCLK	AN15
	NC	AF6	PLBYC#	PLLBYPASSCLK#	AL15
	NC	AF8	PLMN1	PLLMON1	AN 13
	NC	AF10	PLMN2	PLLMON2	AL13
	NC	AF28	PLTST#	PLLTEST#	AC3
	NC	AF30	PRCRDY	PROCREADY	AN23
	NC	AF32		PWROK	AE3
	NC	AG5		RESET#	AG3
	NC	AG 19	RCLK	RSTCLK	AN 19
	NC	AG21	RCLK#	RSTCLK#	AL19
	NC	AG23	SAI#0	SADDIN[0]#	AJ29
	NC	AG25	SAI#1	SADDIN[1]#	AL29
	NC	AG31	SAI#2	SADDIN[2]#	AG33
	NC	AH8	SAI#3	SADDIN[3]#	AJ37
	NC	AH30	SAI#4	SADDIN[4]#	AL35
	NC	AJ7	SAI#5	SADDIN[5]#	AE33
	NC	AJ9	SAI#6	SADDIN[6]#	AJ35
	NC	AJ11	SAI#7	SADDIN[7]#	AG37
	NC	AJ15	SAI#8	SADDIN[8]#	AL33
	NC	AJ17	SAI#9	SADDIN[9]#	AN37
	NC	AJ 19	SAI#10	SADDIN[10]#	AL37
	NC	AJ27	SAI#11	SADDIN[11]#	AG35
	NC	AK8	SAI#12	SADDIN[12]#	AN29
	NC	AL7	SAI#13	SADDIN[13]#	AN35
	NC	AL9	SAI#14	SADDIN[14]#	AN31
	NC	AL11	SAIC#	SADDINCLK#	AJ33
	NC	AL25	SAO#0	SADDOUT[0]#	J1
	NC	AL27	SAO#1	SADDOUT[1]#	J3
	NC	AM8	SAO#2	SADDOUT[2]#	C7
	NC	AN7	SAO#3	SADDOUT[3]#	A7
	NC	AN9	SAO#4	SADDOUT[4]#	E5
	NC	AN11	SAO#5	SADDOUT[5]#	A5
	NC	AN25	SAO#6	SADDOUT[6]#	E7
	NC	AN27	SAO#7	SADDOUT[7]#	C1
	NMI	AN3	SAO#8	SADDOUT[8]#	C5

Abbreviation	Full Name	Pin	Abbreviation	Full Name	Pin
SAO#9	SADDOUT[9]#	C3	SD#28	SDATA[28]#	L37
SAO#10	SADDOUT[10]#	G1	SD#29	SDATA[29]#	J37
SAO#11	SADDOUT[11]#	E1	SD#30	SDATA[30]#	A37
SAO#12	SADDOUT[12]#	A3	SD#31	SDATA[31]#	E35
SAO#13	SADDOUT[13]#	G5	SD#32	SDATA[32]#	E31
SAO#14	SADDOUT[14]#	G3	SD#33	SDATA[33]#	E29
SAOC#	SADDOUTCLK#	E3	SD#34	SDATA[34]#	A27
SCNCK1	SCANCLK1	S1	SD#35	SDATA[35]#	A25
SCNCK2	SCANCLK2	S5	SD#36	SDATA[36]#	E21
SCNINV	SCANINTEVAL	S3	SD#37	SDATA[37]#	C23
SCNSN	SCANSHIFTEN	Q5	SD#38	SDATA[38]#	C27
SD#0	SDATA[0]#	AA35	SD#39	SDATA[39]#	A23
SD#1	SDATA[1]#	W37	SD#40	SDATA[40]#	A35
SD#2	SDATA[2]#	W35	SD#41	SDATA[41]#	C35
SD#3	SDATA[3]#	Y35	SD#42	SDATA[42]#	C33
SD#4	SDATA[4]#	U35	SD#43	SDATA[43]#	C31
SD#5	SDATA[5]#	U33	SD#44	SDATA[44]#	A29
SD#6	SDATA[6]#	S37	SD#45	SDATA[45]#	C29
SD#7	SDATA[7]#	S33	SD#46	SDATA[46]#	E23
SD#8	SDATA[8]#	AA33	SD#47	SDATA[47]#	C25
SD#9	SDATA[9]#	AE37	SD#48	SDATA[48]#	E17
SD#10	SDATA[10]#	AC33	SD#49	SDATA[49]#	E13
SD#11	SDATA[11]#	AC37	SD#50	SDATA[50]#	E11
SD#12	SDATA[12]#	Y37	SD#51	SDATA[51]#	C15
SD#13	SDATA[13]#	AA37	SD#52	SDATA[52]#	E9
SD#14	SDATA[14]#	AC35	SD#53	SDATA[53]#	A13
SD#15	SDATA[15]#	S35	SD#54	SDATA[54]#	С9
SD#16	SDATA[16]#	Q37	SD#55	SDATA[55]#	A9
SD#17	SDATA[17]#	Q35	SD#56	SDATA[56]#	C21
SD#18	SDATA[18]#	N37	SD#57	SDATA[57]#	A21
SD#19	SDATA[19]#	J33	SD#58	SDATA[58]#	E19
SD#20	SDATA[20]#	G33	SD#59	SDATA[59]#	C19
SD#21	SDATA[21]#	G37	SD#60	SDATA[60]#	C17
SD#22	SDATA[22]#	E37	SD#61	SDATA[61]#	A11
SD#23	SDATA[23]#	G35	SD#62	SDATA[62]#	A17
SD#24	SDATA[24]#	Q33	SD#63	SDATA[63]#	A15
SD#25	SDATA[25]#	N33	SDIC#0	SDATAINCLK[0]#	W33
SD#26	SDATA[26]#	L33	SDIC#1	SDATAINCLK[1]#	J35
SD#27	SDATA[27]#	N35	SDIC#2	SDATAINCLK[2]#	E27

Abbreviation	Full Name	Pin	Abbreviation	Full Name	Pin
SDIC#3	SDATAINCLK[3]#	E15	VCC	VCC_CORE	F28
SDINV#	SDATAINVALID#	AN33	VCC	VCC_CORE	F32
SDOC#0	SDATAOUTCLK[0]#	AE35	VCC	VCC_CORE	F34
SDOC#1	SDATAOUTCLK[1]#	C37	VCC	VCC_CORE	F36
SDOC#2	SDATAOUTCLK[2]#	A33	VCC	VCC_CORE	H2
SDOC#3	SDATAOUTCLK[3]#	C11	VCC	VCC_CORE	H4
SDOV#	SDATAOUTVALID#	AL31	VCC	VCC_CORE	H12
SFILLV#	SFILLVALID#	AJ31	VCC	VCC_CORE	H16
	SMI#	AN5	VCC	VCC_CORE	H20
STPC#	STPCLK#	AC1	VCC	VCC_CORE	H24
	ТСК	Q1	VCC	VCC_CORE	K32
	TDI	U1	VCC	VCC_CORE	K34
	TDO	U5	VCC	VCC_CORE	K36
THDA	THERMDA	S7	VCC	VCC_CORE	M2
THDC	THERMDC	U7	VCC	VCC_CORE	M4
	TMS	Q3	VCC	VCC_CORE	M6
	TRST#	U3	VCC	VCC_CORE	M8
VCC	VCC_CORE	B4	VCC	VCC_CORE	P30
VCC	VCC_CORE	B8	VCC	VCC_CORE	P32
VCC	VCC_CORE	B12	VCC	VCC_CORE	P34
VCC	VCC_CORE	B16	VCC	VCC_CORE	P36
VCC	VCC_CORE	B20	VCC	VCC_CORE	R2
VCC	VCC_CORE	B24	VCC	VCC_CORE	R4
VCC	VCC_CORE	B28	VCC	VCC_CORE	R6
VCC	VCC_CORE	B32	VCC	VCC_CORE	R8
VCC	VCC_CORE	B36	VCC	VCC_CORE	T30
VCC	VCC_CORE	D2	VCC	VCC_CORE	T32
VCC	VCC_CORE	D4	VCC	VCC_CORE	T34
VCC	VCC_CORE	D8	VCC	VCC_CORE	T36
VCC	VCC_CORE	D12	VCC	VCC_CORE	V2
VCC	VCC_CORE	D16	VCC	VCC_CORE	V4
VCC	VCC_CORE	D20	VCC	VCC_CORE	V6
VCC	VCC_CORE	D24	VCC	VCC_CORE	V8
VCC	VCC_CORE	D28	VCC	VCC_CORE	X30
VCC	VCC_CORE	D32	VCC	VCC_CORE	X32
VCC	VCC_CORE	F12	VCC	VCC_CORE	X34
VCC	VCC_CORE	F16	VCC	VCC_CORE	X36
VCC	VCC_CORE	F20	VCC	VCC_CORE	Z2
VCC	VCC_CORE	F24	VCC	VCC_CORE	Z4

Abbreviation	Full Name	Pin	Abbreviation	Full Name	Pin
VCC	VCC_CORE	Z6	VCC	VCC_CORE	AM26
VCC	VCC_CORE	Z8	VCC	VCC_CORE	AM30
VCC	VCC_CORE	AB30	VCC	VCC_CORE	AM34
VCC	VCC_CORE	AB32		VCCA	AJ23
VCC	VCC_CORE	AB34		VID[0]	L1
VCC	VCC_CORE	AB36		VID[1]	L3
VCC	VCC_CORE	AD2		VID[2]	L5
VCC	VCC_CORE	AD4		VID[3]	L7
VCC	VCC_CORE	AD6		VID[4]	J7
VCC	VCC_CORE	AF14	VREF_S	VREF_SYS	W5
VCC	VCC_CORE	AF18		VSS	B2
VCC	VCC_CORE	AF22		VSS	B6
VCC	VCC_CORE	AF26		VSS	B10
VCC	VCC_CORE	AF34		VSS	B14
VCC	VCC_CORE	AF36		VSS	B18
VCC	VCC_CORE	AH2		VSS	B22
VCC	VCC_CORE	AH4		VSS	B26
VCC	VCC_CORE	AH10		VSS	B30
VCC	VCC_CORE	AH14		VSS	B34
VCC	VCC_CORE	AH18		VSS	D6
VCC	VCC_CORE	AH22		VSS	D10
VCC	VCC_CORE	AH26		VSS	D14
VCC	VCC_CORE	AK10		VSS	D18
VCC	VCC_CORE	AK14		VSS	D22
VCC	VCC_CORE	AK18		VSS	D26
VCC	VCC_CORE	AK22		VSS	D30
VCC	VCC_CORE	AK26		VSS	D34
VCC	VCC_CORE	AK30		VSS	D36
VCC	VCC_CORE	AK34		VSS	F2
VCC	VCC_CORE	AK36		VSS	F4
VCC	VCC_CORE	AJ5		VSS	F6
VCC	VCC_CORE	AL5		VSS	F10
VCC	VCC_CORE	AM2		VSS	F14
VCC	VCC_CORE	AM10		VSS	F18
VCC	VCC_CORE	AM14		VSS	F22
VCC	VCC_CORE	AM18		VSS	F26
VCC	VCC_CORE	AM22		VSS	H14
VCC	VCC_CORE	AM26		VSS	H18
VCC	VCC_CORE	AM22		VSS	H22

Abbreviation	Full Name	Pin	Abbreviation	Full Name	Pir
	VSS	H26		VSS	AD34
	VSS	H34		VSS	AD36
	VSS	H36		VSS	AF2
	VSS	K2		VSS	AF4
	VSS	K4		VSS	AF12
	VSS	K6		VSS	AF16
	VSS	M30		VSS	AH12
	VSS	M32		VSS	AH16
	VSS	M34		VSS	AH20
	VSS	M36		VSS	AH24
	VSS	P2		VSS	AH28
	VSS	P4		VSS	AH32
	VSS	P6		VSS	AH34
	VSS	P8		VSS	AH36
	VSS	R30		VSS	AK2
	VSS	R32		VSS	AK4
	VSS	R34		VSS	AK12
	VSS	R36		VSS	AK16
	VSS	T2		VSS	AK20
	VSS	T4		VSS	AK24
	VSS	T6		VSS	AK28
	VSS	T8		VSS	AK32
	VSS	V30		VSS	AM4
	VSS	V32		VSS	AM6
	VSS	V34		VSS	AM12
	VSS	V36		VSS	AM16
	VSS	X2		VSS	AM20
	VSS	X4		VSS	AM24
	VSS	X6		VSS	AM28
	VSS	X8		VSS	AM32
	VSS	Z30		VSS	AM36
	VSS	Z32		ZN	AC5
	VSS	Z34		ZP	AE5
	VSS	Z36	L	1	I
	VSS	AB2			
	VSS	AB8			
	VSS	AB4			
	VSS	AB6			
	VSS	AD32			

10.2 Pin List

Table 20 cross-references Socket A pin location to signal name.

The "L" (Level) column shows the electrical specification for this pin. "P" indicates a push-pull mode driven by a single source. "O" indicates open-drain mode that allows devices to share the pin.

Note: The AMD Duron processor supports push-pull drivers. For more information, see "Push-Pull (PP) Drivers" on page 6.

The "P" (Port) column indicates if this signal is an input (I), output (O), or bidirectional (B) signal. The "R" (Reference) column indicates if this signal should be referenced to VSS (G) or VCC_CORE (P) planes for the purpose of signal routing with respect to the current return paths.

Pin	Name	Description	L	Р	R	Pin	Name	Description	L	Р	R
A1	No Pin	page 72	-	-	-	B2	VSS		-	-	-
A3	SADDOUT[12]#		Р	0	G	B4	VCC_CORE		-	-	-
A5	SADDOUT[5]#		Р	0	G	B6	VSS		-	-	-
A7	SADDOUT[3]#		Р	0	G	B8	VCC_CORE		-	-	-
A9	SDATA[55]#		Р	В	Р	B10	VSS		-	-	-
A11	SDATA[61]#		Р	В	Р	B12	VCC_CORE		-	-	-
A13	SDATA[53]#		Р	В	G	B14	VSS		-	-	-
A15	SDATA[63]#		Р	В	G	B16	VCC_CORE		-	-	-
A17	SDATA[62]#		Р	В	G	B18	VSS		-	-	-
A19	NC Pin	page 72	-	-	-	B20	VCC_CORE		-	-	-
A21	SDATA[57]#		Р	В	G	B22	VSS		-	-	-
A23	SDATA[39]#		Р	В	G	B24	VCC_CORE		-	-	-
A25	SDATA[35]#		Р	В	Р	B26	VSS		-	-	-
A27	SDATA[34]#		Р	В	Р	B28	VCC_CORE		-	-	-
A29	SDATA[44]#		Р	В	G	B30	VSS		-	-	-
A31	NC Pin	page 72	-	-	-	B32	VCC_CORE		-	-	-
A33	SDATAOUTCLK[2]#		Р	0	Р	B34	VSS		-	-	-
A35	SDATA[40]#		Р	В	G	B36	VCC_CORE		-	-	-
A37	SDATA[30]#		Р	В	Р	C1	SADDOUT[7]#		Р	0	G

 Table 20.
 Cross-Reference by Pin Location
ΑΙ

Pin	Name	Description	L	Р	R	Pin	Name	Description	L	Р	R
C3	SADDOUT[9]#		Р	0	G	D34	VSS		-	-	-
C5	SADDOUT[8]#		Р	0	G	D36	VSS		-	-	-
C7	SADDOUT[2]#		Р	0	G	E1	SADDOUT[11]#		Р	0	Р
C9	SDATA[54]#		Р	В	Р	E3	SADDOUTCLK#		Р	0	G
C11	SDATAOUTCLK[3]#		Р	0	G	E5	SADDOUT[4]#		Р	0	Р
C13	NC Pin	page 72	-	-	-	E7	SADDOUT[6]#		Р	0	G
C15	SDATA[51]#		Р	В	Р	E9	SDATA[52]#		Р	В	Р
C17	SDATA[60]#		Р	В	G	E11	SDATA[50]#		Р	В	Р
C19	SDATA[59]#		Р	В	G	E13	SDATA[49]#		Р	В	G
C21	SDATA[56]#		Р	В	G	E15	SDATAINCLK[3]#		Р	I	G
C23	SDATA[37]#		Р	В	Р	E17	SDATA[48]#		Р	В	Р
C25	SDATA[47]#		Р	В	G	E19	SDATA[58]#		Р	В	G
C27	SDATA[38]#		Р	В	G	E21	SDATA[36]#		Р	В	Р
C29	SDATA[45]#		Р	В	G	E23	SDATA[46]#		Р	В	Р
C31	SDATA[43]#		Р	В	G	E25	NC Pin	page 72	-	-	-
C33	SDATA[42]#		Р	В	G	E27	SDATAINCLK[2]#		Р	Ι	G
C35	SDATA[41]#		Р	В	G	E29	SDATA[33]#		Р	В	Р
C37	SDATAOUTCLK[1]#		Р	0	G	E31	SDATA[32]#		Р	В	Р
D2	VCC_CORE		-	-	-	E33	NC Pin	page 72	-	-	-
D4	VCC_CORE		-	-	-	E35	SDATA[31]#		Р	В	Р
D6	VSS		-	-	-	E37	SDATA[22]#		Р	В	G
D8	VCC_CORE		-	-	-	F2	VSS		-	-	-
D10	VSS		-	-	-	F4	VSS		-	-	-
D12	VCC_CORE		-	-	-	F6	VSS		-	-	-
D14	VSS		-	-	-	F8	NC Pin	page 72	-	-	-
D16	VCC_CORE		-	-	-	F10	VSS		-	-	-
D18	VSS		-	-	-	F12	VCC_CORE		-	-	-
D20	VCC_CORE		-	-	-	F14	VSS		-	-	-
D22	VSS		-	-	-	F16	VCC_CORE		-	-	-
D24	VCC_CORE		-	-	-	F18	VSS		-	-	-
D26	VSS		-	-	-	F20	VCC_CORE		-	-	-
D28	VCC_CORE		-	-	-	F22	VSS		-	-	-
D30	VSS		-	-	-	F24	VCC_CORE		-	-	-
D32	VCC_CORE		-	-	-	F26	VSS		-	-	-

Pin	Name	Description	L	Р	R	Pin	Name	Description	L	Р	R
F28	VCC_CORE		-	-	-	H22	VSS		-	-	-
F30	NC Pin	page 72	-	-	-	H24	VCC_CORE		-	-	-
F32	VCC_CORE		-	-	-	H26	VSS		-	-	-
F34	VCC_CORE		-	-	-	H28	NC Pin	page 72	-	-	-
F36	VCC_CORE		-	-	-	H30	NC Pin	page 72	-	-	-
G1	SADDOUT[10]#		Р	0	Р	H32	NC Pin	page 72	-	-	-
G3	SADDOUT[14]#		Р	0	G	H34	VSS		-	-	-
G5	SADDOUT[13]#		Р	0	G	H36	VSS		-	-	-
G7	Key Pin	page 71	-	-	-	J1	SADDOUT[0]#	page 72	Р	0	-
G9	Key Pin	page 71	-	-	-	J3	SADDOUT[1]#	page 72	Р	0	-
G11	NC Pin	page 72	-	-	-	J5	NC Pin	page 72	-	-	-
G13	NC Pin	page 72	-	-	-	J7	VID[4]	page 73	0	0	-
G15	Key Pin	page 71	-	-	-	J31	NC Pin	page 72	-	-	-
G17	Key Pin	page 71	-	-	-	J33	SDATA[19]#		Р	В	G
G19	NC Pin	page 72	-	-	-	J35	SDATAINCLK[1]#		Р	Ι	Р
G21	NC Pin	page 72	-	-	-	J37	SDATA[29]#		Р	В	Р
G23	Key Pin	page 71	-	-	-	K2	VSS		-	-	-
G25	Key Pin	page 71	-	-	-	K4	VSS		-	-	-
G27	NC Pin	page 72	-	-	-	K6	VSS		-	-	-
G29	NC Pin	page 72	-	-	-	K8	NC Pin	page 72	-	-	-
G31	NC Pin	page 72	-	-	-	K30	NC Pin	page 72	-	-	-
G33	SDATA[20]#		Р	В	G	K32	VCC_CORE		-	-	-
G35	SDATA[23]#		Р	В	G	K34	VCC_CORE		-	-	-
G37	SDATA[21]#		Р	В	G	K36	VCC_CORE		-	-	-
H2	VCC_CORE		-	-	-	L1	VID[0]	page 73	0	0	-
H4	VCC_CORE		-	-	-	L3	VID[1]	page 73	0	0	-
H6	NC Pin	page 72	-	-	-	L5	VID[2]	page 73	0	0	-
H8	NC Pin	page 72	-	-	-	L7	VID[3]	page 73	0	0	-
H10	NC Pin	page 72	-	-	-	L31	NC Pin	page 72	-	-	-
H12	VCC_CORE		-	-	-	L33	SDATA[26]#		Р	В	Р
H14	VSS		-	-	-	L35	NC Pin	page 72	-	-	-
H16	VCC_CORE		-	-	-	L37	SDATA[28]#		Р	В	Р
H18	VSS		-	-	-	M2	VCC_CORE		-	-	-
H20	VCC_CORE		-	-	-	M4	VCC_CORE		-	-	-

ΑΙ

Pin	Name	Description	L	Р	R	Pin	Name	Description	L	Р	R
M6	VCC_CORE		-	-	-	R30	VSS		-	-	-
M8	VCC_CORE		-	-	-	R32	VSS		-	-	-
M30	VSS		-	-	-	R34	VSS		-	-	-
M32	VSS		-	-	-	R36	VSS		-	-	-
M34	VSS		-	-	-	S1	SCANCLK1	page 72	Р	Ι	-
M36	VSS		-	-	-	S3	SCANINTEVAL	page 72	Р	Ι	-
N1	PICCLK	page 68	0	I	-	S5	SCANCLK2	page 72	Р	Ι	-
N3	PICD#[0]	page 68	0	В	-	S7	THERMDA	page 73	-	-	-
N5	PICD#[1]	page 68	0	В	-	S31	NC Pin	page 72	-	-	-
N7	Key Pin	page 71	-	-	-	S33	SDATA[7]#		Р	В	G
N31	NC Pin	page 72	-	-	-	S35	SDATA[15]#		Р	В	Р
N33	SDATA[25]#		Р	В	Р	S37	SDATA[6]#		Р	В	G
N35	SDATA[27]#		Р	В	Р	T2	VSS		-	-	-
N37	SDATA[18]#		Р	В	G	T4	VSS		-	-	-
P2	VSS		-	-	-	T6	VSS		-	-	-
P4	VSS		-	-	-	T8	VSS		-	-	-
P6	VSS		-	-	-	T30	VCC_CORE		-	-	-
P8	VSS		-	-	-	T32	VCC_CORE		-	-	-
P30	VCC_CORE		-	-	-	T34	VCC_CORE		-	-	-
P32	VCC_CORE		-	-	-	T36	VCC_CORE		-	-	-
P34	VCC_CORE		-	-	-	U1	TDI	page 71	Р	Ι	-
P36	VCC_CORE		-	-	-	U3	TRST#	page 71	Р	Ι	-
Q1	ТСК	page 71	Р	Ι	-	U5	TDO	page 71	Р	0	-
Q3	TMS	page 71	Р	Ι	-	U7	THERMDC	page 73	-	-	-
Q5	SCANSHIFTEN	page 72	Р	Ι	-	U31	NC Pin	page 72	-	-	-
Q7	Key Pin	page 71	-	-	-	U33	SDATA[5]#		Р	В	G
Q31	NC Pin	page 72	-	-	-	U35	SDATA[4]#		Р	В	G
Q33	SDATA[24]#		Р	В	Р	U37	NC Pin	page 72	-	-	-
Q35	SDATA[17]#		Р	В	G	V2	VCC_CORE		-	-	-
Q37	SDATA[16]#		Р	В	G	V4	VCC_CORE		-	-	-
R2	VCC_CORE		-	-	-	V6	VCC_CORE		-	-	-
R4	VCC_CORE		-	-	-	V8	VCC_CORE		-	-	-
R6	VCC_CORE		-	-	-	V30	VSS		-	-	-
R8	VCC_CORE		-	-	-	V32	VSS		-	-	-

Pin	Name	Description	L	Р	R	Pin	Name	Description	L	Р	R
V34	VSS		-	-	-	AA1	DBRDY	page 69	Р	0	-
V36	VSS		-	-	-	AA3	DBREQ#	page 69	Р	Ι	-
W1	FID[0]	page 70	0	0	-	AA5	NC		-	-	-
W3	FID[1]	page 70	0	0	-	AA7	Key Pin	page 71	-	-	-
W5	VREFSYS	page 74	Р	-	-	AA31	NC Pin	page 72	-	-	-
W7	NC Pin	page 72	-	-	-	AA33	SDATA[8]#		Р	В	Р
W31	NC Pin	page 72	-	-	-	AA35	SDATA[0]#		Р	В	G
W33	SDATAINCLK[0]#		Р	Ι	G	AA37	SDATA[13]#		Р	В	G
W35	SDATA[2]#		Р	В	G	AB2	VSS		-	-	-
W37	SDATA[1]#		Р	В	Р	AB4	VSS		-	-	-
X2	VSS		-	-	-	AB6	VSS		-	-	-
X4	VSS		-	-	-	AB8	VSS		-	-	-
X6	VSS		-	-	-	AB30	VCC_CORE		-	-	-
X8	VSS		-	-	-	AB32	VCC_CORE		-	-	-
X30	VCC_CORE		-	-	-	AB34	VCC_CORE		-	-	-
X32	VCC_CORE		-	-	-	AB36	VCC_CORE		-	-	-
X34	VCC_CORE		-	-	-	AC1	STPCLK#	page 73	Р	I	-
X36	VCC_CORE		-	-	-	AC3	PLLTEST#	page 72	Р	Ι	-
Y1	FID[2]	page 70	0	0	-	AC5	ZN	page 74	Р	-	-
Y3	FID[3]	page 70	0	0	-	AC7	NC		-	-	-
Y5	NC Pin	page 72	-	-	-	AC31	NC Pin	page 72	-	-	-
Y7	Key Pin	page 71	-	-	-	AC33	SDATA[10]#		Р	В	Р
Y31	NC Pin	page 72	-	-	-	AC35	SDATA[14]#		Р	В	G
Y33	NC Pin	page 72	-	-	-	AC37	SDATA[11]#		Р	В	G
Y35	SDATA[3]#		Р	В	G	AD2	VCC_CORE		-	-	-
Y37	SDATA[12]#		Р	В	Р	AD4	VCC_CORE		-	-	-
Z2	VCC_CORE		-	-	-	AD6	VCC_CORE		-	-	-
Z4	VCC_CORE		-	-	-	AD8	NC Pin	page 72	-	-	-
Z6	VCC_CORE		-	-	-	AD30	NC Pin	page 72	-	-	-
Z8	VCC_CORE		-	-	-	AD32	VSS		-	-	-
Z30	VSS		-	-	-	AD34	VSS		-	-	-
Z32	VSS		-	-	-	AD36	VSS		-	-	-
Z34	VSS		-	-	-	AE1	A20M#		Р	I	-
Z36	VSS		-	-	-	AE3	PWROK		P	1	-

Pin	Name	Description	L	Р	R	Pin	Name	Description	L	Р	R
AE5	ZP	page 74	Р	-	-	AG21	NC Pin	page 72	-	-	-
AE7	NC		-	-	-	AG23	NC Pin	page 72	-	-	-
AE31	NC Pin	page 72	-	-	-	AG25	NC Pin	page 72	-	-	-
AE33	SADDIN[5]#		Р	Ι	G	AG27	Key Pin	page 71	-	-	-
AE35	SDATAOUTCLK[0]#		Р	0	Р	AG29	Key Pin	page 71	-	-	-
AE37	SDATA[9]#		Р	В	G	AG31	NC Pin	page 72	-	-	-
AF2	VSS		-	-	-	AG33	SADDIN[2]#		Р	I	G
AF4	VSS		-	-	-	AG35	SADDIN[11]#		Р	Ι	G
AF6	NC Pin	page 72	-	-	-	AG37	SADDIN[7]#		Р	Ι	Р
AF8	NC Pin	page 72	-	-	-	AH2	VCC_CORE		-	-	-
AF10	NC Pin	page 72	-	-	-	AH4	VCC_CORE		-	-	-
AF12	VSS		-	-	-	AH6	AMD Pin	page 68	-	-	-
AF14	VCC_CORE		-	-	-	AH8	NC Pin	page 72	-	-	-
AF16	VSS		-	-	-	AH10	VCC_CORE		-	-	-
AF18	VCC_CORE		-	-	-	AH12	VSS		-	-	-
AF20	VSS		-	-	-	AH14	VCC_CORE		-	-	-
AF22	VCC_CORE		-	-	-	AH16	VSS		-	-	-
AF24	VSS		-	-	-	AH18	VCC_CORE		-	-	-
AF26	VCC_CORE		-	-	-	AH20	VSS		-	-	-
AF28	NC Pin	page 72	-	-	-	AH22	VCC_CORE		-	-	-
AF30	NC Pin	page 72	-	-	-	AH24	VSS		-	-	-
AF32	NC Pin	page 72	-	-	-	AH26	VCC_CORE		-	-	-
AF34	VCC_CORE		-	-	-	AH28	VSS		-	-	-
AF36	VCC_CORE		-	-	-	AH30	NC Pin	page 72	-	-	-
AG1	FERR	page 69	Р	0	-	AH32	VSS		-	-	-
AG3	RESET#		-	Ι	-	AH34	VSS		-	-	-
AG5	NC Pin	page 72	-	-	-	AH36	VSS		-	-	-
AG7	Key Pin	page 71	-	-	-	AJ1	IGNNE#	page 71	Р	Ι	-
AG9	Key Pin	page 71	-	-	-	AJ3	INIT#	page 71	Р	Ι	-
AG11	COREFB	page 69	-	-	-	AJ5	VCC_CORE		-	-	-
AG13	COREFB#	page 69	-	-	-	AJ7	NC Pin	page 72	-	-	-
AG15	Key Pin	page 71	-	-	-	AJ9	NC Pin	page 72	-	-	-
AG17	Key Pin	page 71	-	-	-	AJ11	NC Pin	page 72	-	-	-
AG19	NC Pin	page 72	-	-	-	AJ13	Analog	page 68	-	-	-

Pin	Name	Description	L	Р	R	Pin	Name	Description	L	Р	R
AJ15	NC Pin	page 72	-	-	-	AL9	NC Pin	page 72	-	-	-
AJ17	NC Pin	page 72	-	-	-	AL11	NC Pin	page 72	-	-	-
AJ19	NC Pin	page 72	-	-	-	AL13	PLLMON2	page 72	0	0	-
AJ21	CLKFWDRST	page 68	Р	Ι	Р	AL15	PLLBYPASSCLK#	page 72	Р	I	-
AJ23	VCCA	page 73	-	-	-	AL17	CLKIN#	page 68	Р	Ι	Р
AJ25	PLLBYPASS#	page 72	Р	Ι	-	AL19	RSTCLK#	page 68	Р	I	Р
AJ27	NC Pin	page 72	-	-	-	AL21	K7CLKOUT	page 71	Р	0	-
AJ29	SADDIN[0]#	page 72	Р	Ι	-	AL23	CONNECT	page 69	Р	Ι	Р
AJ31	SFILLVALID#		Р	Ι	G	AL25	NC Pin	page 72	-	-	-
AJ33	SADDINCLK#		Р	Ι	G	AL27	NC Pin	page 72	-	-	-
AJ35	SADDIN[6]#		Р	Ι	Р	AL29	SADDIN[1]#	page 72	Р	I	-
AJ37	SADDIN[3]#		Р	Ι	G	AL31	SDATAOUTVALID#		Р	0	Р
AK2	VSS		-	-	-	AL33	SADDIN[8]#		Р	Ι	Р
AK4	VSS		-	-	-	AL35	SADDIN[4]#		Р	Ι	G
AK6	CPU_PRESENCE#	page 69	-	-	-	AL37	SADDIN[10]#		Р	I	G
AK8	NC Pin	page 72	-	-	-	AM2	VCC_CORE		-	-	-
AK10	VCC_CORE		-	-	-	AM4	VSS		-	-	-
AK12	VSS		-	-	-	AM6	VSS		-	-	-
AK14	VCC_CORE		-	-	-	AM8	NC Pin	page 72	-	-	-
AK16	VSS		-	-	-	AM10	VCC_CORE		-	-	-
AK18	VCC_CORE		-	-	-	AM12	VSS		-	-	-
AK20	VSS		-	-	-	AM14	VCC_CORE		-	-	-
AK22	VCC_CORE		-	-	-	AM16	VSS		-	-	-
AK24	VSS		-	-	-	AM18	VCC_CORE		-	-	-
AK26	VCC_CORE		-	-	-	AM20	VSS		-	-	-
AK28	VSS		-	-	-	AM22	VCC_CORE		-	-	-
AK30	VCC_CORE		-	-	-	AM24	VSS		-	-	-
AK32	VSS		-	-	-	AM26	VCC_CORE		-	-	-
AK34	VCC_CORE		-	-	-	AM28	VSS		-	-	-
AK36	VCC_CORE		-	-	-	AM30	VCC_CORE		-	-	-
AL1	INTR	page 71	Р	Ι	-	AM32	VSS		-	-	-
AL3	FLUSH#	page 71	Р	I	-	AM34	VCC_CORE		-	-	-
AL5	VCC_CORE		-	-	-	AM36	VSS		-	-	-
AL7	NC Pin	page 72	-	-	-	AN1	No Pin	page 72	-	-	-

Pin	Name	Description	L	Р	R
AN3	NMI		Р	I	-
AN5	SMI#		Р	Ι	-
AN7	NC Pin	page 72	-	-	-
AN9	NC Pin	page 72	-	-	-
AN11	NC Pin	page 72	-	-	-
AN13	PLLMON1	page 72	0	В	-
AN15	PLLBYPASSCLK	page 72	Р	I	-
AN17	CLKIN	page 68	Р	I	Р
AN19	RSTCLK	page 68	Р	Ι	Р
AN21	K7CLKOUT#	page 71	Р	0	-
AN23	PROCRDY		Р	0	Р
AN25	NC Pin	page 72	-	-	-
AN27	NC Pin	page 72	-	-	-
AN29	SADDIN[12]#		Р	Ι	G
AN31	SADDIN[14]#		Р	I	G
AN33	SDATAINVALID#		Р	I	Р
AN35	SADDIN[13]#		Р	I	G
AN37	SADDIN[9]#		Р	Ι	G

10.3 Detailed Pin Descriptions

The information in this section pertains to Table 20 on page 60.

- A20M# Pin A20M# is an input from the system used to simulate address wrap-around in the 20-bit 8086.
- AMD Pin AMD Socket A processors do not implement a pin at location AH6. All Socket A designs must have a top plate or cover that blocks this pin location. When the cover plate blocks this location, a non-AMD part (e.g., PGA370) does not fit into the socket. However, socket manufacturers are allowed to have a contact loaded in the AH6 position. Therefore, motherboard socket design should account for the possibility that a contact could be loaded in this position.
- AMD Duron[™] System
 Bus Pins
 See the AMD Athlon[™] and AMD Duron[™] System Bus
 Specification, order# 21902 for information about the system
 bus pins—PROCRDY, PWROK, RESET#, SADDIN[14:2]#,
 SADDINCLK#, SADDOUT[14:2]#, SADDOUTCLK#,
 SDATA[63:0]#, SDATAINCLK[3:0]#, SDATAINVALID#,
 SDATAOUTCLK[3:0]#, SDATAOUTVALID#, SFILLVALID#.
- Analog Pin Treat this pin as a NC.
- APIC Pins, PICCLK, PICD[1:0]# The Advanced Programmable Interrupt Controller (APIC) is a feature that provides a flexible and expandable means of delivering interrupts in a system using an AMD processor. The pins, PICD[1:0], are the bi-directional message-passing signals used for the APIC and are driven to the Southbridge or a dedicated I/O APIC. The pin, PICCLK, must be driven with a valid clock input.

For more information, see Table 16, "APIC Pin AC and DC Characteristics," on page 41.

- **CLKFWDRST Pin** CLKFWDRST resets clock-forward circuitry for both the system and processor.
- CLKIN, RSTCLKConnect CLKINwith RSTCLK and name it SYSCLK. Connect(SYSCLK) PinsCLKIN# with RSTCLK# and name it SYSCLK#. Length match
the clocks from the clock generator to the Northbridge and
processor.

See "SYSCLK and SYSCLK#" on page 73 for more information.

CONNECT Pin CONNECT is an input from the system used for power management and clock-forward initialization at reset.

COREFB andCOREFB and COREFB# are outputs to the system that provide**COREFB# Pins**processor core voltage feedback to the system.

- **CPU_PRESENCE# Pin** CPU_PRESENCE# is connected to VSS on the processor package. If pulled-up on the motherboard, CPU_PRESENCE# may be used to detect the presence or absence of a processor in the Socket A-style socket.
- **DBRDY and DBREQ#**DBRDY and DBREQ# are routed to the debug connector.**Pins**DBREQ# is tied to VCC_CORE with a pullup resistor.
- **FERR Pin** FERR is an output to the system that is asserted for any unmasked numerical exception independent of the NE bit in CR0. FERR is a push-pull active High signal that must be inverted and level shifted to an active Low signal. For more information about FERR and FERR#, see the "Required Circuits" chapter of the AMD Athlon™ Processor-Based Motherboard Design Guide, order# 24363.

 FID[3:0] Pins
 FID[3] (Y3), FID[2] (Y1), FID[1] (W3), and FID[0] (W1) are the

 4-bit processor clock to SYSCLK ratio.

Table 21 describes the encodings of the clock multipliers on FID[3:0].

FID[3]	FID[2]	FID[1]	FID[0]	Processor Clock to SYSCLK Frequency Ratio
0	0	0	0	11
0	0	0	1	11.5
0	0	1	0	12
0	0	1	1	≥ 12.5*
0	1	0	0	5
0	1	0	1	5.5
0	1	1	0	6
0	1	1	1	6.5
1	0	0	0	7
1	0	0	1	7.5
1	0	1	0	8
1	0	1	1	8.5
1	1	0	0	9
1	1	0	1	9.5
1	1	1	0	10
1	1	1	1	10.5

 Table 21.
 FID[3:0]
 Clock Multiplier Encodings

The FID[3:0] signals are open drain processor outputs that are pulled High on the motherboard and sampled by the chipset to determine the SIP (Serialization Initialization Packet) that is sent to the processor. The FID[3:0] signals are valid after PWROK is asserted. The FID[3:0] signals must not be sampled until they become valid. See the AMD AthlonTM and AMD DuronTM System Bus Specification, order# 21902 for more information about Serialization Initialization Packets and SIP protocol.

The processor FID[3:0] outputs are open drain and 2.5 V tolerant. To prevent damage to the processor, if these signals are pulled High to above 2.5 V, they must be electrically

	isolated from the processor. For information about the FID[3:0] isolation circuit, see the AMD Athlon [™] Processor-Based Motherboard Design Guide, order# 24363.
	See "Frequency Identification (FID[3:0])" on page 27 for the DC characteristics for FID[3:0].
FLUSH# Pin	FLUSH# must be tied to VCC_CORE with a pullup resistor. If a debug connector is implemented, FLUSH# is routed to the debug connector.
IGNNE# Pin	IGNNE# is an input from the system that tells the processor to ignore numeric errors.
INIT# Pin	INIT# is an input from the system that resets the integer registers without affecting the floating-point registers or the internal caches. Execution starts at 0_FFFF_FF0h.
INTR Pin	INTR is an input from the system that causes the processor to start an interrupt acknowledge transaction that fetches the 8-bit interrupt vector and starts execution at that location.
JTAG Pins	TCK, TMS, TDI, TRST#, and TDO are the JTAG interface. Connect these pins directly to the motherboard debug connector. Pull TDI, TCK, TMS, and TRST# up to VCC_CORE with pullup resistors.
K7CLKOUT and K7CLKOUT# Pins	K7CLKOUT and K7CLKOUT# are each run for two to three inches and then terminated with a resistor pair: 100 ohms to VCC_CORE and 100 ohms to VSS. The effective termination resistance and voltage are 50 ohms and VCC_CORE/2.
Key Pins	These 16 locations are for processor type keying for forwards and backwards compatibility (G7, G9, G15, G17, G23, G25, N7, Q7, Y7, AA7, AG7, AG9, AG15, AG17, AG27, and AG29). Motherboard designers should treat key pins like NC (No Connect) pins. A socket designer has the option of creating a top mold piece that allows PGA key pins only where designated. However, sockets that populate all 16 key pins must be allowed, so the motherboard must always provide for pins at all key pin locations.
	See "NC Ding" for more information

See "NC Pins" for more information.

NC Pins	The motherboard should provide a plated hole for an NC pin. The pin hole should not be electrically connected to anything.
NMI Pin	NMI is an input from the system that causes a non-maskable interrupt.
PGA Orientation Pins	No pin is present at pin locations A1 and AN1. Motherboard designers should not allow for a PGA socket pin at these locations.
	For more information, see the AMD Athlon [™] Processor-Based Motherboard Design Guide, order# 24363.
PLL Bypass and Test Pins	PLLTEST#, PLLBYPASS#, PLLMON1, PLLMON2, PLLBYPASSCLK, and PLLBYPASSCLK# are the PLL bypass and test interface. This interface is tied disabled on the motherboard. All six pin signals are routed to the debug connector. All four processor inputs (PLLTEST#, PLLBYPASS#, PLLMON1, and PLLMON2) are tied to VCC_CORE with pullup resistors.
PWROK Pin	The PWROK input to the processor must not be asserted until all voltage planes in the system are within specification and all system clocks are running within specification.
	For more information, Chapter 8, "Signal and Power-Up Requirements" on page 43.
SADDIN[1:0]# and SADDOUT[1:0]# Pins	The AMD Duron processor model 7 does not support SADDIN[1:0]# or SADDOUT[1:0]#. SADDIN[1]# is tied to VCC with pullup resistors, if this bit is not supported by the Northbridge (future models can support SADDIN[1]#). SADDOUT[1:0]# are tied to VCC with pullup resistors if these pins are supported by the Northbridge. For more information, see the AMD Athlon [™] and AMD Duron [™] System Bus Specification, order# 21902.
Scan Pins	SCANSHIFTEN, SCANCLK1, SCANINTEVAL, and SCANCLK2 are the scan interface. This interface is AMD internal and is tied disabled with pulldown resistors to ground on the motherboard.
SMI# Pin	SMI# is an input that causes the processor to enter the system management mode.

STPCLK# Pin STPCLK# is an input that causes the processor to enter a lower power mode and issue a Stop Grant special cycle.

SYSCLK and SYSCLK# SYSCLK and SYSCLK# are differential input clock signals provided to the PLL of the processor from a system-clock generator.

See "CLKIN, RSTCLK (SYSCLK) Pins" on page 68 for more information.

THERMDA andThermal Diode anode and cathode pins are used to monitor the
actual temperature of the processor die, providing more
accurate temperature control to the system.

See Table 14, "Thermal Diode Electrical Characteristics," on page 39 for more information.

- VCCA PinVCCA is the processor PLL supply. For information about the
VCCA pin, see Table 5, "VCCA AC and DC Characteristics," on
page 35 and the AMD Athlon™ Processor-Based Motherboard
Design Guide, order# 24363.
- VID[4:0] PinsThe VID[4:0] (Voltage Identification) outputs are used to
dictate the VCC_CORE voltage level. The VID[4:0] pins are
strapped to ground or left unconnected on the processor
package. The VID[4:0] pins are pulled-up on the motherboard
and used by the VCC_CORE DC/DC converter.

For more information, see Table 22, "VID[4:0] Code to Voltage Definition," on page 74.

		0	
VID[4:0]	VCC_CORE(V)	VID[4:0]	VCC_CORE (V)
00000	1.850	10000	1.450
00001	1.825	10001	1.425
00010	1.800	10010	1.400
00011	1.775	10011	1.375
00100	1.750	10100	1.350
00101	1.725	10101	1.325
00111	1.675	10111	1.275
01000	1.650	11000	1.250
01001	1.625	11001	1.225
01010	1.600	11010	1.200
01011	1.575	11011	1.175
01100	1.550	11100	1.150
01101	1.525	11101	1.125
01110	1.500	11110	1.100
01111	1.475	11111	No CPU

Table 22. VID[4:0] Code to Voltage Definition

For more information, see the "Required Circuits" chapter of the AMD Athlon[™] Processor-Based Motherboard Design Guide, order# 24363.

- VREFSYS PinVREFSYS (W5) drives the threshold voltage for the system bus
input receivers. The value of VREFSYS is system specific. In
addition, to minimize VCC_CORE noise rejection from
VREFSYS, include decoupling capacitors. For more
information, see the AMD Athlon™ Processor-Based Motherboard
Design Guide, order# 24363.
- **ZN and ZP Pins** ZN (AC5) and ZP (AE5) are the push-pull compensation circuit pins. In Push-Pull mode (selected by the SIP parameter SysPushPull asserted), ZN is tied to VCC_CORE with a resistor that has a resistance matching the impedance Z_0 of the transmission line. ZP is tied to VSS with a resistor that has a resistance matching the impedance Z_0 of the transmission line.

11 Ordering Information

Standard AMD Duron[™] Processor Model 7 Products

AMD standard products are available in several operating ranges. The ordering part numbers (OPN) are formed by a combination of the elements, as shown in Figure 16.



Note: Spaces are added to the number shown above for viewing clarity only.

Figure 16. OPN Example for the AMD Duron[™] Processor Model 7

24310F – November 2001

Appendix A

Conventions and Abbreviations

This section contains information about the conventions and abbreviations used in this document.

Signals and Bits

- Active-Low Signals—Signal names containing a pound sign, such as SFILL#, indicate active-Low signals. They are asserted in their Low-voltage state and negated in their High-voltage state. When used in this context, High and Low are written with an initial upper case letter.
- Signal Ranges—In a range of signals, the highest and lowest signal numbers are contained in brackets and separated by a colon (for example, D[63:0]).
- Reserved Bits and Signals—Signals or bus bits marked reserved must be driven inactive or left unconnected, as indicated in the signal descriptions. These bits and signals are reserved by AMD for future implementations. When software reads registers with reserved bits, the reserved bits must be masked. When software writes such registers, it must first read the register and change only the non-reserved bits before writing back to the register.
- Three-State—In timing diagrams, signal ranges that are high impedance are shown as a straight horizontal line half-way between the high and low levels.

Invalid and Don't-Care—In timing diagrams, signal ranges that are invalid or don't-care are filled with a screen pattern.

Data Terminology

The following list defines data terminology:

- Quantities
 - A *word* is two bytes (16 bits)
 - A *doubleword* is four bytes (32 bits)
 - A *quadword* is eight bytes (64 bits)
- Addressing—Memory is addressed as a series of bytes on eight-byte (64-bit) boundaries in which each byte can be separately enabled.
- Abbreviations—The following notation is used for bits and bytes:
 - Kilo (K, as in 4-Kbyte page)
 - Mega (M, as in 4 Mbits/sec)
 - Giga (G, as in 4 Gbytes of memory space)
- Little-Endian Convention—The byte with the address xx...xx00 is in the least-significant byte position (little end). In byte diagrams, bit positions are numbered from right to left—the little end is on the right and the big end is on the left. Data structure diagrams in memory show low addresses at the bottom and high addresses at the top. When data items are aligned, bit notation on a 64-bit data bus maps directly to bit notation in 64-bit-wide memory. Because byte addresses increase from right to left, strings appear in reverse order when illustrated.
- Bit Ranges—In text, bit ranges are shown with a dash (for example, bits 9–1). When accompanied by a signal or bus name, the highest and lowest bit numbers are contained in brackets and separated by a colon (for example, AD[31:0]).
- Bit Values—Bits can either be set to 1 or cleared to 0.

Hexadecimal and Binary Numbers—Unless the context makes interpretation clear, hexadecimal numbers are followed by an h and binary numbers are followed by a b.

See Table 23 on page 79 for more abbreviations.

Abbreviations and Acronyms

Table 23 contains the definitions of abbreviations used in this document.

Table 23.Abbreviations

Abbreviation	Meaning	
A	Ampere	
F	Farad	
G	Giga-	
Gbit	Gigabit	
Gbyte	Gigabyte	
GHz	Gigahertz	
Н	Henry	
h	Hexadecimal	
К	Kilo-	
Kbyte	Kilobyte	
lbf	Foot-pound	
М	Mega-	
Mbit	Megabit	
Mbyte	Megabyte	
MHz	Megahertz	
m	Milli-	
ms	Millisecond	
mW	Milliwatt	
μ	Micro-	
μΑ	Microampere	
μF	Microfarad	
μН	Microhenry	
μs	Microsecond	
μV	Microvolt	
n	nano-	
nA	nanoampere	
nF	nanofarad	
nH	nanohenry	
ns	nanosecond	
ohm	Ohm	

Abbreviation	Meaning
р	pico-
pА	picoampere
pF	picofarad
рН	picohenry
ps	picosecond
S	Second
V	Volt
W	Watt

Table 23.Abbreviations (continued)

Table 24 contains the definitions of acronyms used in this document.

	-
Abbreviation	Meaning
ACPI	Advanced Configuration and Power Interface
AGP	Accelerated Graphics Port
APCI	AGP Peripheral Component Interconnect
API	Application Programming Interface
APIC	Advanced Programmable Interrupt Controller
BIOS	Basic Input/Output System
BIST	Built-In Self-Test
BIU	Bus Interface Unit
CPGA	Ceramic Pin Grid Array
DDR	Double-Data Rate
DIMM	Dual Inline Memory Module
DMA	Direct Memory Access
DRAM	Direct Random Access Memory
EIDE	Enhanced Integrated Device Electronics
EISA	Extended Industry Standard Architecture
EPROM	Enhanced Programmable Read Only Memory
FIFO	First In, First Out
GART	Graphics Address Remapping Table
HSTL	High-Speed Transistor Logic
IDE	Integrated Device Electronics
ISA	Industry Standard Architecture

Table 24.Acronyms

Table 24.	Acronyms (continued)
Abbreviation	Meaning
JEDEC	Joint Electron Device Engineering Council
JTAG	Joint Test Action Group
LAN	Large Area Network
LRU	Least-Recently Used
LVTTL	Low Voltage Transistor Transistor Logic
MSB	Most Significant Bit
MTRR	Memory Type and Range Registers
MUX	Multiplexer
NMI	Non-Maskable Interrupt
OD	Open-Drain
OPGA	Organic Pin Grid Array
PBGA	Plastic Ball Grid Array
PA	Physical Address
PCI	Peripheral Component Interconnect
PDE	Page Directory Entry
PDT	Page Directory Table
PGA	Pin Grid Array
PLL	Phase Locked Loop
PMSM	Power Management State Machine
POS	Power-On Suspend
POST	Power-On Self-Test
RAM	Random Access Memory
ROM	Read Only Memory
RXA	Read Acknowledge Queue
SCSI	Small Computer System Interface
SDI	System DRAM Interface
SDRAM	Synchronous Direct Random Access Memory
SIMD	Single Instruction Multiple Data
SIP	Serial Initialization Packet
SMbus	System Management Bus
SPD	Serial Presence Detect
SRAM	Synchronous Random Access Memory
SROM	Serial Read Only Memory
TLB	Translation Lookaside Buffer

Table 24.Acronyms (continued)

Abbreviation	Meaning	
ТОМ	Top of Memory	
TTL	Transistor Transistor Logic	
VAS	Virtual Address Space	
VPA	Virtual Page Address	
VGA	Video Graphics Adapter	
USB	Universal Serial Bus	
ZDB	Zero Delay Buffer	

Table 24.Acronyms (continued)