

0.35 Micron CMOS Pad Library
Datasheets
AMI350XXPF 3.3/5.0 Volt
Section 4

AMI350XXPF 0.35 micron CMOS Pad Library

Input Drive Pieces

Name	Description	Page
IDCIx	Family of inverting, CMOS-level input buffer pieces.....	4-1
IDCIC	Inverting 5 volt capable (cascode-gate), CMOS-level input buffer piece	4-2
IDCIT	Inverting 5 volt tolerant, CMOS-level input buffer piece.....	4-3
IDCR0	Non-buffered, resistive analog interface input piece with ESD protection	4-4
IDCSx	Family of non-inverting, CMOS-level Schmitt trigger input buffer pieces.....	4-5
IDCSC	5 volt cascoded-gate non-inverting, CMOS-level input buffer piece	4-6
IDCST	5 volt tolerant non-inverting, CMOS-level Schmitt trigger input buffer piece	4-7
IDCXx	Family of non-inverting, CMOS-level input buffer pieces.....	4-8
IDCXC	5 volt cascoded-gate non-inverting, CMOS-level input buffer piece	4-9
IDCXT	5 volt tolerant non-inverting, CMOS-level input buffer piece with voltage hysteresis	4-10
IDPXx	Family of non-inverting, PCI-level input buffer pieces.....	4-11
IDPXC	5 volt capable (cascode-gate) non-inverting, 33MHz PCI-level input buffer piece	4-12
IDPXT	5 volt tolerant non-inverting, 33MHz PCI-level input buffer piece	4-13
IDQC0	Non-buffered, resistive crystal oscillator input receiver piece with ESD protection	4-14
IDQC3	Crystal oscillator input receiver pad piece with a non-inverting, CMOS-level input	4-15
IDQCT	5-Volt tolerant crystal oscillator input pad piece with a non-inverting, CMOS-level input	4-17
IDQS3	Crystal oscillator, Schmitt trigger input receiver pad piece	4-19
IDQST	5-Volt tolerant crystal oscillator, Schmitt trigger input receiver pad piece.....	4-21
IDSS3	Non-inverting, SCSI-level Schmitt trigger input buffer piece with voltage hysteresis.....	4-23
IDVSx	Family of non-inverting, LVTTL-level Schmitt input buffer pieces.....	4-24
IDVSC	5-volt capable (cascode-gate) non-inverting, LVTTL-level Schmitt input buffer piece.....	4-25
IDVST	5 volt tolerant non-inverting, LVTTL-level Schmitt input buffer piece.....	4-26
IDVXx	Family of non-inverting, LVTTL-level input buffer pieces.....	4-27
IDVXC	5-Volt capable (cascode-gate) non-inverting, LVTTL-level input buffer piece	4-28
IDVXT	5-volt tolerant non-inverting, LVTTL-level input buffer piece	4-29

Pull Pieces

PLD3	Active pull-down buffer piece	4-92
PLDC	5-Volt capable (cascode-gate) active pull-down buffer piece	4-93
PLDT	5-Volt tolerant active pull-down buffer piece	4-94
PLP3	programmable pull-up/pull-down buffer piece.....	4-95
PLPT	Programmable pull-up/pull-down buffer piece for use in 5 volt tolerant applications	4-96
PLU3	Active pull-up buffer piece	4-97
PLUC	5-Volt capable (cascode-gate) active pull-up buffer piece	4-98
PLUT	5-VoltFamilyFamily tolerant active pull-up buffer piece	4-99

Pad Selection Guide



AMI350XXPF 0.35 micron CMOS Pad Library

Output Drive Pieces

Name	Description	Page
ODCHXExx	Family of 8 to 24 mA, non-inverting, CMOS-level, tristate output pieces with active low enable outputs4-30	4-30
ODCHXXxx	Family of 8 to 24 mA, non-inverting, CMOS-level output pieces4-32	4-32
ODCSCExx	Family of 4 to 12 mA, 5-Volt capable (cascode-gate), non-inverting, CMOS-level, tristate output pieces with active low enables and controlled slew rate outputs4-34	4-34
ODCSCXxx	Family of 4 to 12 mA, non-inverting, CMOS-level, output pieces w/slew rate outputs.....4-36	4-36
ODCSIPxx	Family of 4 to 16 mA, inverting, CMOS-level output pieces with P-channel open-drains (pull-up) and controlled slew rate outputs4-38	4-38
ODCSTExx	Family of 4 to 8 mA, 5-Volt tolerant, non-inverting, CMOS-level, tristate output pieces with active low enables and controlled slew rate outputs.....4-40	4-40
ODCSXExx	Family of 4 to 24 mA, non-inverting, CMOS-level, tristate output pieces with active low enables and controlled slew rate outputs4-42	4-42
ODCSXXxx	Family of 4 to 24 mA, non-inverting, CMOS-level, output pieces w/slew rate outputs.....4-44	4-44
ODXCExx	Family of 1 to 12 mA, 5-volt capable (cascode-gate), non-inverting, CMOS-level, tristate output pieces with active low enables.....4-46	4-46
ODXCXxx	Family of 1 to 12 mA, 5-volt capable (cascode-gate), non-inverting, CMOS-level output pieces4-49	4-49
ODCXIPxx	Family of 1 to 16 mA, inverting, CMOS-level, output pieces w/P-channel, open-drains (pull-up).....4-51	4-51
ODCXTExx	Family of 1 to 8 mA 5-volt tolerant, non-inverting, CMOS-level, tristate w/active low enables4-53	4-53
ODCXXExx	Family of 1 to 24 mA, non-inverting, CMOS-level, tristate output w/active low enables4-55	4-55
ODCXXXxx	Family of 1 to 24 mA, non-inverting, CMOS-level output pieces4-58	4-58
ODPHTE66	High performance, 33 and 66MHz PCI, non-inverting, tristate w/slew rate output4-60	4-60
ODPHXE66	High performance, 33 and 66MHz PCI, non-inverting, tristate w/ slew rate output4-61	4-61
ODVHTE08	8 mA, 5 volt tolerant , high performance, non-inverting, LVTTL-level, tristate output pieces with active low enable outputs.....4-69	4-69
ODVHXExx	Family of 8 to 24 mA, non-inverting. TTL-level, tristate output pieces -active low enable4-71	4-71
ODVHXXxx	Family of 4 to 24 mA, non-inverting, LVTTL-level, output buffer pieces4-71	4-71
ODVSTExx	Family of 4 to 8 mA, 5 volt tolerant, non-inverting, LVTTL-level, tristate output pieces with active low enables and controlled slew rate outputs.....4-75	4-75
ODVXTExx	Family of 1 to 8 mA, 5-volt tolerant, non-inverting, LVTTL-level, tristate output pieces with active low enable4-77	4-77
ODVSXExx	Family of 4 to 24 mA, non-inverting, LVTTL-level, tristate output pieces with active low enables and controlled slew rate outputs4-79	4-79
ODVSXNxx	Family of 4 to 24 mA, non-inverting, LVTTL-level, output pieces with N-channel open-drains (pull-down) and controlled slew rate outputs4-81	4-81
ODVSXXxx	Family of 4 to 24 mA, non-inverting, LVTTL-level, output pieces w/slew rate outputs.....4-83	4-83
ODVXXExx	Family of 1 to 24 mA, non-inverting, LVTTL-level, tristate output pieces w/active low enables4-85	4-85
ODVXXNxx	Family of 1 to 24 mA, non-inverting, LVTTL-level, output pieces with N-channel, open-drains (pull-down)4-88	4-88
ODVXXXxx	Family of 1 to 24 mA, non-inverting, LVTTL-level output pieces4-90	4-90

AMI350XXPF 0.35 micron CMOS Pad Library

Power Pad Cells

Name	Description	Page
PWRPAD	Generic power pad	4-100
GNDPAD	Generic ground pad	4-101

Special Pad Cells

ODQFE01M	Fundamental mode, enabled crystal oscillator output for frequency range of 32 kHz - 1 MHz	4-62
ODQFE20M	Fundamental mode, enabled crystal oscillator output for frequency range of 1 MHz - 20 MHz	4-64
ODQTE60M	Third-overtone mode, enabled crystal oscillator output for frequency range of 20 - 60 MHz	4-66
ODQXXX00	Non-buffered, resistive analog crystal oscillator output pad piece with ESD protection	4-68
SHFTOUT	Power-on-reset	4-102
SHFTOUTT	Power-on-reset	4-103

DATASHEETS

AMI350XXPF 0.35 micron CMOS Pad Library

Description

IDC1x is a family of inverting, CMOS-level input buffer pieces.

Logic Symbol	Truth Table						
	<table> <tr> <th>PADM</th><th>QC</th></tr> <tr> <td>L</td><td>H</td></tr> <tr> <td>H</td><td>L</td></tr> </table>	PADM	QC	L	H	H	L
PADM	QC						
L	H						
H	L						

HDL Syntax

Verilog IDC1x *inst_name* (QC, PADM);

VHDL..... *inst_name*: IDC1x port map (QC, PADM);

Pin Loading

Pin Name	Load	
	IDC13	IDC16
PADM (pF)	4.99	4.99

Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
IDC13	1.0	4.722	10.4
IDC16	1.0	8.179	16.4

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: T_J = 25°C, V_{DD} = 3.3V, Typical Process


IDC13	Number of Equivalent Loads		1	10	21	32	42 (max)
	From: PADM	t _{PLH}	0.400	0.493	0.578	0.655	0.736
	To: QC	t _{PHL}	0.456	0.544	0.621	0.683	0.742
IDC16	Number of Equivalent Loads		1	20	40	60	80 (max)
	From: PADM	t _{PLH}	0.440	0.519	0.589	0.662	0.739
	To: QC	t _{PHL}	0.482	0.592	0.666	0.720	0.763

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPF 0.35 micron CMOS Pad Library

Description

IDCIC is an inverting 5 volt capable (cascode-gate), CMOS-level input buffer piece.

Logic Symbol	Truth Table	Pin Loading										
	<table><tr><th>PADM</th><th>QC</th></tr><tr><td>L</td><td>H</td></tr><tr><td>H</td><td>L</td></tr></table>	PADM	QC	L	H	H	L	<table><tr><th></th><th>Load</th></tr><tr><td>PADM</td><td>4.99 pF</td></tr></table>		Load	PADM	4.99 pF
PADM	QC											
L	H											
H	L											
	Load											
PADM	4.99 pF											

HDL Syntax

Verilog IDCIC *inst_name* (QC, PADM);

VHDL..... *inst_name*: IDCIC port map (QC, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	10.120	nA
EQL_{pd}	26.7	Eq-load

See page 2-13 for power equation.

Propagation Delays


Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	20	40	60	80 (max)
PADM		QC	t_{PLH}	1.099	1.160	1.228	1.300	1.376
			t_{PHL}	0.835	0.949	1.045	1.120	1.179

AMI350XXPF 0.35 micron CMOS Pad Library

Description

IDCIT is an inverting 5 volt tolerant, CMOS-level input buffer piece.

Logic Symbol	Truth Table	Pin Loading										
	<table><tr><th>PADM</th><th>QC</th></tr><tr><td>L</td><td>H</td></tr><tr><td>H</td><td>L</td></tr></table>	PADM	QC	L	H	H	L	<table><tr><th></th><th>Load</th></tr><tr><td>PADM</td><td>4.99 pF</td></tr></table>		Load	PADM	4.99 pF
PADM	QC											
L	H											
H	L											
	Load											
PADM	4.99 pF											

HDL Syntax

Verilog IDCIT *inst_name* (QC, PADM);

VHDL..... *inst_name*: IDCIT port map (QC, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	11.206	nA
EQL_{pd}	27.3	Eq-load

See page 2-13 for power equation.

Propagation Delays


Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	20	40	60	80 (max)
PADM		QC	t_{PLH}	0.574	0.648	0.720	0.797	0.884
			t_{PHL}	0.543	0.651	0.724	0.777	0.819

AMI350XXPF 0.35 micron CMOS Pad Library

Description

IDCR0 is a non-buffered, resistive analog interface input piece with ESD protection.

Logic Symbol	Truth Table	Pin Loading										
	<table><tr><th>PADM</th><th>QC</th></tr><tr><td>L</td><td>L</td></tr><tr><td>H</td><td>H</td></tr></table>	PADM	QC	L	L	H	H	<table><tr><th></th><th>Load</th></tr><tr><td>PADM</td><td>4.99 pF</td></tr></table>		Load	PADM	4.99 pF
PADM	QC											
L	L											
H	H											
	Load											
PADM	4.99 pF											

HDL Syntax

Verilog IDCR0 *inst_name* (QC, PADM);

VHDL..... *inst_name*: IDCR0 port map (QC, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	0.088	nA
EQL_{pd}	1.6	Eq-load

See page 2-13 for power equation.

Note: This special purpose, "resistive input" pad is not intended for use as a general input pad.

AMI350XXPF 0.35 micron CMOS Pad Library

Description

IDCSx is a family of non-inverting, CMOS-level Schmitt trigger input buffer pieces.

Logic Symbol	Truth Table						
	<table> <tr> <th>PADM</th><th>QC</th></tr> <tr> <td>L</td><td>H</td></tr> <tr> <td>H</td><td>L</td></tr> </table>	PADM	QC	L	H	H	L
PADM	QC						
L	H						
H	L						

HDL Syntax

Verilog IDCSx *inst_name* (QC, PADM);

VHDL..... *inst_name*: IDCSx port map (QC, PADM);

Pin Loading

Pin Name	Load	
	IDCS3	IDCS6
PADM (pF)	4.99	4.99

Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
IDCS3	1.0	4.483	14.2
IDCS6	1.0	7.076	18.8

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: T_J = 25°C, V_{DD} = 3.3V, Typical Process


IDCS3	Number of Equivalent Loads		1	10	21	32	42 (max)
	From: PADM	t _{PLH}	0.920	1.007	1.107	1.199	1.276
IDCS6	To: QC	t _{PHL}	0.831	0.931	1.035	1.120	1.180
	Number of Equivalent Loads		1	20	40	60	80 (max)
IDCS6	From: PADM	t _{PLH}	1.214	1.337	1.420	1.481	1.530
	To: QC	t _{PHL}	1.018	1.151	1.254	1.352	1.450

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPF 0.35 micron CMOS Pad Library

Description

IDCSC is a 5 volt cascoded-gate non-inverting, CMOS-level input buffer piece.

Logic Symbol	Truth Table	Pin Loading										
	<table><tr><th>PADM</th><th>QC</th></tr><tr><td>L</td><td>L</td></tr><tr><td>H</td><td>H</td></tr></table>	PADM	QC	L	L	H	H	<table><tr><th></th><th>Load</th></tr><tr><td>PADM</td><td>4.99 pF</td></tr></table>		Load	PADM	4.99 pF
PADM	QC											
L	L											
H	H											
	Load											
PADM	4.99 pF											

HDL Syntax

Verilog IDCSC *inst_name* (QC, PADM);

VHDL..... *inst_name*: IDCSC port map (QC, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	11.849	nA
EQL_{pd}	34.4	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	20	40	60	80 (max)
PADM		QC	t_{PLH}	0.906	1.013	1.083	1.138	1.184
			t_{PHL}	1.048	1.138	1.198	1.243	1.278

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPF 0.35 micron CMOS Pad Library

Description

IDCST is a 5 volt tolerant non-inverting, CMOS Schmitt trigger input buffer piece with voltage hysteresis.

Logic Symbol	Truth Table	Pin Loading										
	<table><tr><th>PADM</th><th>QC</th></tr><tr><td>L</td><td>L</td></tr><tr><td>H</td><td>H</td></tr></table>	PADM	QC	L	L	H	H	<table><tr><th></th><th>Load</th></tr><tr><td>PADM</td><td>4.99 pF</td></tr></table>		Load	PADM	4.99 pF
PADM	QC											
L	L											
H	H											
	Load											
PADM	4.99 pF											

HDL Syntax

Verilog IDCST *inst_name* (QC, PADM);

VHDL..... *inst_name*: IDCST port map (QC, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	9.476	nA
$EQ_{L_{pd}}$	23.4	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	20	40	60	80 (max)
PADM		QC	t_{PLH}	1.570	1.700	1.776	1.838	1.906
			t_{PHL}	1.812	1.893	1.957	2.004	2.039

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPF 0.35 micron CMOS Pad Library

Description

IDCXx is a family of non-inverting, CMOS-level input buffer pieces.

Logic Symbol	Truth Table						
	<table> <tr> <th>PADM</th><th>QC</th></tr> <tr> <td>L</td><td>L</td></tr> <tr> <td>H</td><td>H</td></tr> </table>	PADM	QC	L	L	H	H
PADM	QC						
L	L						
H	H						

HDL Syntax

Verilog IDCXx *inst_name* (QC, PADM);

VHDL..... *inst_name*: IDCXx port map (QC, PADM);

Pin Loading

Pin Name	Load	
	IDCX3	IDCX6
PADM (pF)	4.99	4.99

Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
IDCX3	1.0	3.858	8.4
IDCX6	1.0	7.555	14.7

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


IDCX3	Number of Equivalent Loads		1	10	21	32	42 (max)
	From: PADM To: QC	t_{PLH} t_{PHL}	0.382 0.332	0.502 0.460	0.602 0.555	0.680 0.631	0.758 0.691
IDCX6	Number of Equivalent Loads		1	20	40	60	80 (max)
	From: PADM To: QC	t_{PLH} t_{PHL}	0.364 0.310	0.475 0.430	0.566 0.514	0.646 0.587	0.719 0.653

Delay will vary with input conditions. See page 2-15 for interconnect estimates

AMI350XXPF 0.35 micron CMOS Pad Library

Description

IDCXC is a 5 volt cascoded-gate non-inverting, CMOS-level input buffer piece.

Logic Symbol	Truth Table	Pin Loading										
	<table><tr><th>PADM</th><th>QC</th></tr><tr><td>L</td><td>L</td></tr><tr><td>H</td><td>H</td></tr></table>	PADM	QC	L	L	H	H	<table><tr><th></th><th>Load</th></tr><tr><td>PADM</td><td>4.99 pF</td></tr></table>		Load	PADM	4.99 pF
PADM	QC											
L	L											
H	H											
	Load											
PADM	4.99 pF											

HDL Syntax

Verilog IDCXC *inst_name* (QC, PADM);

VHDL..... *inst_name*: IDCXC port map (QC, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	11.849	nA
EQL_{pd}	30.0	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	20	40	60	80 (max)
PADM		QC	t_{PLH}	0.870	1.004	1.073	1.126	1.171
			t_{PHL}	1.109	1.170	1.221	1.284	1.360

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPF 0.35 micron CMOS Pad Library

Description

IDCXT is a 5 volt tolerant non-inverting, CMOS-level input buffer piece.

Logic Symbol	Truth Table	Pin Loading										
	<table><tr><th>PADM</th><th>QC</th></tr><tr><td>L</td><td>L</td></tr><tr><td>H</td><td>H</td></tr></table>	PADM	QC	L	L	H	H	<table><tr><th>PADM</th><th>Load</th></tr><tr><td></td><td>4.99 pF</td></tr></table>	PADM	Load		4.99 pF
PADM	QC											
L	L											
H	H											
PADM	Load											
	4.99 pF											

HDL Syntax

Verilog IDCXT *inst_name* (QC, PADM);

VHDL..... *inst_name*: IDCXT port map (QC, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	9.477	nA
EQL_{pd}	23.7	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	20	40	60	80 (max)
PADM		QC	t_{PLH}	0.545	0.677	0.766	0.831	0.882
			t_{PHL}	0.508	0.642	0.732	0.797	0.849

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPF 0.35 micron CMOS Pad Library

Description

IDPXx is a family of non-inverting, PCI-level input buffer pieces. IDPXx is intended to be used in conjunction with the 33MHz PCI ODPSXE33 piece whereas IDPX6 is intended to be used with the 66MHz PCI ODPHXE66 piece.

Logic Symbol	Truth Table						
	<table> <tr> <th>PADM</th><th>QC</th></tr> <tr> <td>L</td><td>L</td></tr> <tr> <td>H</td><td>H</td></tr> </table>	PADM	QC	L	L	H	H
PADM	QC						
L	L						
H	H						

HDL Syntax

Verilog IDPXx *inst_name* (QC, PADM);

VHDL..... *inst_name*: IDPXx port map (QC, PADM);

Pin Loading

Pin Name	Load	
	IDPX3	IDPX6
PADM (pF)	4.99	4.99

Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
IDPX3	1.0	3.618	9.0
IDPX6	1.0	7.107	15.2

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: T_J = 25°C, V_{DD} = 3.3V, Typical Process


IDPX3	Number of Equivalent Loads		1	10	21	32	42 (max)
	From: PADM To: QC	t _{PLH} t _{PHL}	0.396 0.337	0.520 0.435	0.623 0.512	0.703 0.586	0.780 0.646
IDPX6	Number of Equivalent Loads		1	20	40	60	80 (max)
	From: PADM To: QC	t _{PLH} t _{PHL}	0.366 0.342	0.451 0.445	0.533 0.515	0.615 0.578	0.698 0.642

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPF 0.35 micron CMOS Pad Library

Description

IDPXC is a 5 volt capable (cascode-gate) non-inverting, 33MHz PCI-level input buffer piece to be used in conjunction with 33MHz PCI ODPSC33 piece.

Logic Symbol	Truth Table	Pin Loading										
IDPXC 	<table><tr><th>PADM</th><th>QC</th></tr><tr><td>L</td><td>L</td></tr><tr><td>H</td><td>H</td></tr></table>	PADM	QC	L	L	H	H	<table><tr><th></th><th>Load</th></tr><tr><td>PADM</td><td>4.99 pF</td></tr></table>		Load	PADM	4.99 pF
PADM	QC											
L	L											
H	H											
	Load											
PADM	4.99 pF											

HDL Syntax

Verilog IDPXC *inst_name* (QC, PADM);

VHDL..... *inst_name*: IDPXC port map (QC, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	9.477	nA
EQL_{pd}	25.1	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	20	40	60	80 (max)
PADM		QC	t_{PLH}	0.449	0.618	0.696	0.755	0.820
			t_{PHL}	0.490	0.603	0.679	0.735	0.779

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPF 0.35 micron CMOS Pad Library

Description

IDPXT is a 5 volt tolerant non-inverting, 33MHz PCI-level input buffer piece to be used in conjunction with 33MHz PCI ODPHTE66 piece

Logic Symbol	Truth Table	Pin Loading										
	<table><tr><th>PADM</th><th>QC</th></tr><tr><td>L</td><td>L</td></tr><tr><td>H</td><td>H</td></tr></table>	PADM	QC	L	L	H	H	<table><tr><th></th><th>Load</th></tr><tr><td>PADM</td><td>4.99 pF</td></tr></table>		Load	PADM	4.99 pF
PADM	QC											
L	L											
H	H											
	Load											
PADM	4.99 pF											

HDL Syntax

Verilog IDPXT *inst_name* (QC, PADM);

VHDL..... *inst_name*: IDPXT port map (QC, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	9.477	nA
EQL_{pd}	25.1	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	20	40	60	80 (max)
PADM		QC	t_{PLH}	0.459	0.612	0.682	0.751	0.825
			t_{PHL}	0.506	0.612	0.682	0.736	0.781

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPF 0.35 micron CMOS Pad Library

Description

IDQC0 is a non-buffered, resistive crystal oscillator input receiver piece with ESD protection.

Logic Symbol	Truth Table	Pin Loading										
	<table><tr><th>PADM</th><th>QO</th></tr><tr><td>L</td><td>L</td></tr><tr><td>H</td><td>H</td></tr></table>	PADM	QO	L	L	H	H	<table><tr><th></th><th>Load</th></tr><tr><td>PADM</td><td>4.99 pF</td></tr></table>		Load	PADM	4.99 pF
PADM	QO											
L	L											
H	H											
	Load											
PADM	4.99 pF											

HDL Syntax

Verilog IDQC0 *inst_name* (QO, PADM);

VHDL..... *inst_name*: IDQC0 port map (QO, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	0.088	nA
EQL_{pd}	1.6	Eq-load

See page 2-13 for power equation.

Design Notes:

The IDQC0 cell is for backward compatibility with existing oscillator methodologies.

AMI350XXPF 0.35 micron CMOS Pad Library

Description

IDQC3 is a crystal oscillator input receiver pad piece with a non-inverting, CMOS clock input. QO is the output to either the ODQFE20M or the ODQTE60M. PADM is the bond pad from the Xtal-in.

Logic Symbol	The Possible Logic Schematic Combinations													
Truth Table <table><tr><th>PADM</th><th>QC</th><th>QO</th></tr><tr><td>L</td><td>L</td><td>L</td></tr><tr><td>H</td><td>H</td><td>H</td></tr></table>	PADM	QC	QO	L	L	L	H	H	H	Pin Loading <table><tr><th></th><th>Load</th></tr><tr><td>PADM</td><td>4.99 pF</td></tr></table>		Load	PADM	4.99 pF
PADM	QC	QO												
L	L	L												
H	H	H												
	Load													
PADM	4.99 pF													

HDL Syntax

Verilog IDQC3 *inst_name* (QC, QO, PADM);

VHDL..... *inst_name*: IDQC3 port map (QC, QO, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	3.858	nA
EQL_{pd}	9.8	Eq-load

See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Propagation Delays

Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads				
From	To		1	10	21	32	42 (max)
PADM	QC	t_{PLH}	0.389	0.517	0.621	0.701	0.779
		t_{PHL}	0.361	0.483	0.575	0.654	0.719
PADM	QO	t_{PLH}	0.000				
		t_{PHL}	0.000				

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Design Notes: The IDQC3 is the input cell of a two cell oscillator circuit. Its function is to connect the QO pin with the QI pin of either the ODQFE20M or the ODQTE60M oscillator output driver pad pieces. The buffered QC pin is for driving the oscillator into the core. Two package pins are required to create a complete oscillator.

AMI350XXPF 0.35 micron CMOS Pad Library

Description

IDQCT is a 5-volt tolerant crystal oscillator input receiver pad piece with a non-inverting, CMOS clock input. QO is the output to either the ODQFE20M or the ODQTE60M. PADM is the bond pad from the Xtal-in.

Logic Symbol

The logic symbol for IDQCT features two inputs, QC and QO, on the left. QC passes through a buffer and then a pull-down resistor (P D) before reaching the output PADM. QO also passes through a buffer and then a pull-down resistor (P D) before reaching the output PADM. The output PADM is indicated by a solid black dot.

The Possible Logic Schematic Combinations

The top schematic shows QC connected to a buffer, QO connected to a buffer, and the outputs connected to a pull-down resistor (P D) and the PADM output. The bottom schematic shows QC connected to a buffer, QO connected to a buffer, and the outputs connected to a pull-down resistor (P D) and the PADM output. Both schematics include a pull-down resistor (P D) and a pull-up resistor (P U) connected to VDD and VSS respectively.

Truth Table

PADM	QC	QO
L	L	L
H	H	H

Pin Loading

	Load
PADM	4.99 pF

HDL Syntax

Verilog IDQCT *inst_name* (QC, QO, PADM);

VHDL..... *inst_name*: IDQCT port map (QC, QO, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	9.477	nA
EQL_{pd}	25.0	Eq-load

See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Propagation Delays

Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	Delay (ns) To	Parameter	Number of Equivalent Loads				
			1	10	21	32	42 (max)
PADM	QC	t_{PLH}	0.567	0.624	0.690	0.744	0.779
		t_{PHL}	0.579	0.633	0.698	0.763	0.821
PADM	QO	t_{PLH}	0.000				
		t_{PHL}	0.000				


Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Design Notes: The IDQCT is the input cell of a two cell oscillator circuit. Its function is to connect the QO pin with the QI pin of either the ODQFE20M or the ODQTE60M oscillator output driver pad pieces. The buffered QC pin is for driving the oscillator into the core. Two package pins are required to create a complete oscillator

AMI350XXPF 0.35 micron CMOS Pad Library

Description

IDQS3 is a crystal oscillator input receiver pad piece. QC is a non-inverting, CMOS Schmitt trigger clock input buffer. QO is the output to the ODQFE01M. PADM is the bond pad from the Xtal-in.



Truth Table	Pin Loading													
<table><tr><td>PADM</td><td>QC</td><td>QO</td></tr><tr><td>L</td><td>L</td><td>L</td></tr><tr><td>H</td><td>H</td><td>H</td></tr></table>	PADM	QC	QO	L	L	L	H	H	H	<table><tr><td></td><td>Load</td></tr><tr><td>PADM</td><td>4.99 pF</td></tr></table>		Load	PADM	4.99 pF
PADM	QC	QO												
L	L	L												
H	H	H												
	Load													
PADM	4.99 pF													

HDL Syntax

Verilog IDQS3 *inst_name* (QC, QO, PADM);

VHDL..... *inst_name*: IDQS3 port map (QC, QO, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	4.483	nA
EQL_{pd}	15.4	Eq-load

See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Propagation Delays

Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads				
From	To		1	10	21	32	42 (max)
PADM	QC	t_{PLH}	0.933	1.020	1.119	1.211	1.287
		t_{PHL}	0.851	0.946	1.047	1.132	1.194
PADM	QO	t_{PLH}	0.000				
		t_{PHL}	0.000				


Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Design Notes: The IDQS3 is the input cell of a two cell oscillator circuit. Its function is to connect the QO pin with the QI pin of the ODQFE01M oscillator output driver pad piece. The buffered QC pin is for driving the oscillator into the core. Two package pins are required to create a complete oscillator.

AMI350XXPF 0.35 micron CMOS Pad Library

Description

IDQST is a 5-volt tolerant crystal oscillator input receiver pad piece. QC is a non-inverting, CMOS Schmitt trigger clock input buffer. QO is the output to the ODQFE01M. PADM is the bond pad from the Xtal-in.



Truth Table			Pin Loading	
PADM	QC	QO		Load
L	L	L	PADM	4.99 pF
H	H	H		

HDL Syntax

Verilog IDQST *inst_name* (QC, QO, PADM);

VHDL..... *inst_name*: IDQST port map (QC, QO, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	9.476	nA
EQL_{pd}	24.6	Eq-load

See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Propagation Delays

Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Delay (ns)		Parameter	Number of Equivalent Loads				
From	To		1	10	21	32	42 (max)
PADM	QC	t_{PLH}	1.797	1.836	1.878	1.926	1.978
		t_{PHL}	1.836	1.842	1.873	1.935	2.024
PADM	QO	t_{PLH}	0.000				
		t_{PHL}	0.000				

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


Design Notes:

The IDQST is the input cell of a two cell oscillator circuit. Its function is to connect the QO pin with the QI pin of the ODQFE01M oscillator output driver pad piece. The buffered QC pin is for driving the oscillator into the core. Two package pins are required to create a complete oscillator

AMI350XXPF 0.35 micron CMOS Pad Library

Description

IDSS3 is a non-inverting, SCSI-level Schmitt trigger input buffer piece with voltage hysteresis.

Logic Symbol	Truth Table	Pin Loading										
	<table><tr><th>PADM</th><th>QC</th></tr><tr><td>L</td><td>L</td></tr><tr><td>H</td><td>H</td></tr></table>	PADM	QC	L	L	H	H	<table><tr><th></th><th>Load</th></tr><tr><td>PADM</td><td>4.99 pF</td></tr></table>		Load	PADM	4.99 pF
PADM	QC											
L	L											
H	H											
	Load											
PADM	4.99 pF											

HDL Syntax

Verilog IDSS3 *inst_name* (QC, PADM);

VHDL..... *inst_name*: IDSS3 port map (QC, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	4.659	nA
EQL_{pd}	16.8	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	10	21	32	42 (max)
PADM		QC	t_{PLH}	1.092	1.185	1.287	1.377	1.448
			t_{PHL}	1.360	1.502	1.647	1.760	1.835

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPF 0.35 micron CMOS Pad Library

Description

IDVSx is a family of non-inverting, LVTTTL-level Schmitt input buffer pieces.

Logic Symbol	Truth Table						
	<table> <tr> <th>PADM</th><th>QC</th></tr> <tr> <td>L</td><td>L</td></tr> <tr> <td>H</td><td>H</td></tr> </table>	PADM	QC	L	L	H	H
PADM	QC						
L	L						
H	H						

HDL Syntax

Verilog IDVSx inst_IDVSx (QC, PADM);

VHDL..... inst_IDVSx : IDVSx port map (QC, PADM);

Pin Loading

Pin Name	Load	
	IDVS3	IDVS6
PADM (pF)	4.99	4.99

Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
IDVS3	1.0	4.483	13.9
IDVS6	1.0	7.076	18.6

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: T_J = 25°C, V_{DD} = 3.3V, Typical Process


IDVS3	Number of Equivalent Loads		1	10	21	32	42 (max)
	From: PADM To: QC	t _{PLH} t _{PHL}	0.615 0.715	0.759 0.816	0.869 0.918	0.946 0.999	1.023 1.053
IDVS6	Number of Equivalent Loads		1	20	40	60	80 (max)
	From: PADM To: QC	t _{PLH} t _{PHL}	0.816 0.935	0.934 1.047	1.024 1.110	1.114 1.200	1.207 1.322

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPF 0.35 micron CMOS Pad Library

Description

IDVSC is a 5-volt capable (cascode-gate) non-inverting, LVTTTL-level Schmitt input buffer piece.

Logic Symbol	Truth Table	Pin Loading										
	<table><tr><th>PADM</th><th>QC</th></tr><tr><td>L</td><td>L</td></tr><tr><td>H</td><td>H</td></tr></table>	PADM	QC	L	L	H	H	<table><tr><th></th><th>Load</th></tr><tr><td>PADM</td><td>4.99 pF</td></tr></table>		Load	PADM	4.99 pF
PADM	QC											
L	L											
H	H											
	Load											
PADM	4.99 pF											

HDL Syntax

Verilog IDVSC inst_IDVSC (QC, PADM);

VHDL..... inst_IDVSC : IDVSC port map (QC, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	9.700	nA
EQL_{pd}	25.9	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	20	40	60	80 (max)
PADM		QC	t_{PLH}	1.102	1.173	1.236	1.313	1.405
			t_{PHL}	0.987	1.086	1.153	1.201	1.239

Delay will vary with input conditions. See page 2-15 for interconnect estimates

AMI350XXPF 0.35 micron CMOS Pad Library

Description

IDVST is 5 volt tolerant non-inverting, LVTTTL-level Schmitt input buffer piece.

Logic Symbol	Truth Table	Pin Loading										
	<table><tr><th>PADM</th><th>QC</th></tr><tr><td>L</td><td>L</td></tr><tr><td>H</td><td>H</td></tr></table>	PADM	QC	L	L	H	H	<table><tr><th>PADM</th><th>Load</th></tr><tr><td></td><td>4.99 pF</td></tr></table>	PADM	Load		4.99 pF
PADM	QC											
L	L											
H	H											
PADM	Load											
	4.99 pF											

HDL Syntax

Verilog IDVST inst_IDVST (QC, PADM);
VHDL..... inst_IDVST : IDVST port map (QC, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	9.700	nA
EQL_{pd}	25.9	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	20	40	60	80 (max)
PADM		QC	t_{PLH}	1.085	1.195	1.269	1.322	1.365
			t_{PHL}	1.045	1.112	1.157	1.190	1.216

Delay will vary with input conditions. See page 2-15 for interconnect estimates

AMI350XXPF 0.35 micron CMOS Pad Library

Description

IDVXx is family of non-inverting, LVTTTL-level input buffer pieces.

Logic Symbol	Truth Table						
	<table> <tr> <th>PADM</th><th>QC</th></tr> <tr> <td>L</td><td>L</td></tr> <tr> <td>H</td><td>H</td></tr> </table>	PADM	QC	L	L	H	H
PADM	QC						
L	L						
H	H						

Pin Loading

Pin Name	Load	
	IDVX3	IDVX6
PADM (pF)	4.99	4.99

HDL Syntax

Verilog IDVXx inst_IDVXx (QC, PADM);

VHDL..... inst_IDVXx : IDVXx port map (QC, PADM);

Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
IDVX3	1.0	3.618	8.3
IDVX6	1.0	7.075	14.1

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: T_J = 25°C, V_{DD} = 3.3V, Typical Process


IDVX3	Number of Equivalent Loads		1	10	21	32	42 (max)
	From: PADM	t _{PLH}	0.348	0.464	0.562	0.640	0.717
	To: QC	t _{PHL}	0.360	0.455	0.538	0.604	0.668
IDVX6	Number of Equivalent Loads		1	10	21	32	42 (max)
	From: PADM	t _{PLH}	0.329	0.375	0.437	0.493	0.527
	To: QC	t _{PHL}	0.327	0.386	0.433	0.467	0.496

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPF 0.35 micron CMOS Pad Library

Description

IDVXC is a 5-volt capable (cascode-gate) non-inverting, LVTTTL-level input buffer piece

Logic Symbol	Truth Table	Pin Loading										
	<table><tr><th>PADM</th><th>QC</th></tr><tr><td>L</td><td>L</td></tr><tr><td>H</td><td>H</td></tr></table>	PADM	QC	L	L	H	H	<table><tr><th></th><th>Load</th></tr><tr><td>PADM</td><td>4.99 pF</td></tr></table>		Load	PADM	4.99 pF
PADM	QC											
L	L											
H	H											
	Load											
PADM	4.99 pF											

HDL Syntax

Verilog IDVXC inst_IDVXC (QC, PADM);

VHDL inst_IDVXC : IDVXC port map (QC, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	9.477	nA
EQL_{pd}	24.1	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	10	21	32	42 (max)
PADM		QC	t_{PLH}	0.541	0.606	0.673	0.726	0.762
			t_{PHL}	0.466	0.515	0.546	0.579	0.612

Delay will vary with input conditions. See page 2-15 for interconnect estimates

AMI350XXPF 0.35 micron CMOS Pad Library

Description

IDVXT is a 5-volt tolerant non-inverting, LVTTTL-level input buffer piece.

Logic Symbol	Truth Table	Pin Loading										
	<table><tr><th>PADM</th><th>QC</th></tr><tr><td>L</td><td>L</td></tr><tr><td>H</td><td>H</td></tr></table>	PADM	QC	L	L	H	H	<table><tr><th>PADM</th><th>Load</th></tr><tr><td></td><td>4.99 pF</td></tr></table>	PADM	Load		4.99 pF
PADM	QC											
L	L											
H	H											
PADM	Load											
	4.99 pF											

HDL Syntax

Verilog IDVXT inst_IDVXT (QC, PADM);

VHDL..... inst_IDVXT : IDVXT port map (QC, PADM);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	9.477	nA
EQL_{pd}	24.1	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	10	21	32	42 (max)
PADM		QC	t_{PLH}	0.541	0.606	0.673	0.726	0.762
			t_{PHL}	0.455	0.496	0.549	0.602	0.651

Delay will vary with input conditions. See page 2-15 for interconnect estimates

AMI350XXPF 0.35 micron CMOS Pad Library

Description

ODCHXExx is a family of 8 to 24 mA, non-inverting, CMOS-level, tristate output buffer pieces with active low enable outputs.

Logic Symbol	Truth Table												
	<table><tr><th>EN</th><th>A</th><th>PADM</th></tr><tr><td>L</td><td>L</td><td>L</td></tr><tr><td>L</td><td>H</td><td>H</td></tr><tr><td>H</td><td>X</td><td>Z</td></tr></table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

HDL Syntax

Verilog ODCHXExx *inst_name* (PADM, A, EN);

VHDL..... *inst_name*: ODCHXExx port map (PADM, A, EN);

Pin Loading

Pin Name	Load			
	ODCHXE08	ODCHXE12	ODCHXE16	ODCHXE24
A (eq-load)	5.2	5.2	5.2	5.2
EN (eq-load)	7.6	7.6	7.6	7.6
PADM (pF)	5.02	5.04	5.06	5.06

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODCHXE08	8	129.838	305.4
ODCHXE12	12	129.838	329.3
ODCHXE16	16	129.838	352.6
ODCHXE24	24	129.838	369.0

a. See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

ODCHXE08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.910	1.870	3.243	5.987	8.732
	To: PADM	t_{PHL}	0.672	1.271	2.127	3.839	5.550
	From: EN	t_{ZH}	0.844	1.805	3.177	5.922	8.667
ODCHXE12	To: PADM	t_{ZL}	0.698	1.297	2.153	3.864	5.576
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.763	1.400	2.310	4.129	5.948
	To: PADM	t_{PHL}	0.606	1.011	1.586	2.726	3.852
ODCHXE16	From: EN	t_{ZH}	0.700	1.337	2.246	4.065	5.884
	To: PADM	t_{ZL}	0.630	1.036	1.612	2.752	3.877
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.705	1.192	1.889	3.281	4.673
ODCHXE24	To: PADM	t_{PHL}	0.586	0.900	1.343	2.210	3.051
	From: EN	t_{ZH}	0.641	1.128	1.824	3.217	4.609
	To: PADM	t_{ZL}	0.608	0.923	1.368	2.236	3.077
	Capacitive Load (pF)		15	50	100	200	300 (max)
ODCHXE24	From: A	t_{PLH}	0.710	1.197	1.893	3.284	4.676
	To: PADM	t_{PHL}	0.563	0.790	1.104	1.699	2.250
	From: EN	t_{ZH}	0.640	1.128	1.824	3.217	4.609
	To: PADM	t_{ZL}	0.587	0.816	1.132	1.728	2.277

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing


Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Delay (ns)		Parameter	Cell			
From	To		ODCHXE08	ODCHXE12	ODCHXE16	ODCHXE24
EN	PADM	t_{HZ}	0.318	0.359	0.406	0.406
		t_{LZ}	0.465	0.505	0.543	0.595

AMI350XXPF 0.35 micron CMOS Pad Library

Description

ODCHXXxx is a family of 8 to 24 mA, non-inverting, CMOS-level output buffer pieces.

Logic Symbol	Truth Table						
	<table> <tr> <th>A</th><th>PADM</th></tr> <tr> <td>L</td><td>L</td></tr> <tr> <td>H</td><td>H</td></tr> </table>	A	PADM	L	L	H	H
A	PADM						
L	L						
H	H						

HDL Syntax

Verilog ODCHXXxx *inst_name* (PADM, A);

VHDL..... *inst_name*: ODCHXXxx port map (PADM, A);

Pin Loading

Pin Name	Load			
	ODCHXX08	ODCHXX12	ODCHXX16	ODCHXX24
A (eq-load)	18.9	18.9	18.9	18.9

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
ODCHXX08	8	109.576	254.3
ODCHXX12	12	109.576	278.2
ODCHXX16	16	109.576	301.4
ODCHXX24	24	109.576	317.8

a. See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


ODCHXX08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.637	1.598	2.971	5.715	8.460
ODCHXX12	To: PADM	t_{PHL}	0.474	1.072	1.927	3.635	5.344
	Capacitive Load (pF)		15	50	100	200	300 (max)
ODCHXX16	From: A	t_{PLH}	0.503	1.139	2.048	3.864	5.681
	To: PADM	t_{PHL}	0.417	0.814	1.381	2.515	3.649
ODCHXX24	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.451	0.937	1.631	3.019	4.407
ODCHXX24	To: PADM	t_{PHL}	0.398	0.704	1.139	1.999	2.846
	Capacitive Load (pF)		15	50	100	200	300 (max)
ODCHXX24	From: A	t_{PLH}	0.479	0.960	1.650	3.038	4.436
	To: PADM	t_{PHL}	0.353	0.566	0.866	1.449	2.010

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPF 0.35 micron CMOS Pad Library

Description

ODCSCExx is a family of 4 to 12 mA, 5-volt capable (cascode-gate), non-inverting, CMOS-level, tristate output buffer pieces with active low enables and controlled slew rate outputs.

Logic Symbol	Truth Table												
	<table><tr><th>EN</th><th>A</th><th>PADM</th></tr><tr><td>L</td><td>L</td><td>L</td></tr><tr><td>L</td><td>H</td><td>H</td></tr><tr><td>H</td><td>X</td><td>Z</td></tr></table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

HDL Syntax

Verilog ODCSCExx *inst_name* (PADM, A, EN);

VHDL..... *inst_name*: ODCSCExx port map (PADM, A, EN);

Pin Loading

Pin Name	Load		
	ODCSCE04	ODCSCE08	ODCSCE12
A (eq-load)	2.9	2.9	2.9
EN (eq-load)	2.3	2.3	2.3
PADM (pF)	5.05	5.06	5.06

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
ODCSCE04	4	108.509	463.8
ODCSCE08	8	108.509	505.3
ODCSCE12	12	108.509	524.7

a. See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

ODCSCE04	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	4.453	6.337	9.002	14.236	19.344
	To: PADM	t_{PHL}	3.870	5.247	6.914	9.651	12.420
	From: EN	t_{ZH}	4.471	6.354	9.020	14.262	19.385
ODCSCE08	To: PADM	t_{ZL}	1.618	2.482	3.400	5.012	6.529
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	3.793	4.840	6.287	9.006	11.492
	To: PADM	t_{PHL}	3.460	4.267	5.317	7.055	8.310
ODCSCE12	From: EN	t_{ZH}	3.855	4.906	6.355	9.070	11.539
	To: PADM	t_{ZL}	1.254	1.874	2.576	3.562	4.397
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	3.789	4.838	6.286	9.007	11.493
ODCSCE12	To: PADM	t_{PHL}	3.349	4.020	4.878	6.246	7.148
	From: EN	t_{ZH}	3.856	4.907	6.355	9.069	11.539
	To: PADM	t_{ZL}	1.260	1.710	2.284	3.189	3.769

Tristate Timing

Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Delay (ns) From To		Parameter	Cell		
			ODCSCE04	ODCSCE08	ODCSCE12
EN	PADM	t_{HZ}	2.531	2.841	2.841
		t_{LZ}	1.137	1.322	1.520

AMI350XXPF 0.35 micron CMOS Pad Library

Description

ODCSCXxx is a family of 4 to 12 mA, non-inverting, 5-volt capable (cascode-gate), CMOS-level, output buffer pieces with controlled slew rate outputs.

Logic Symbol	Truth Table						
	<table> <tr> <th>A</th><th>PADM</th></tr> <tr> <td>L</td><td>L</td></tr> <tr> <td>H</td><td>H</td></tr> </table>	A	PADM	L	L	H	H
A	PADM						
L	L						
H	H						

HDL Syntax

Verilog ODCSCXxx inst_name (PADM, A);

VHDL..... inst_name: ODCSCXxx port map (PADM, A);

Pin Loading

Pin Name	Load		
	ODCSCX04	ODCSCX08	ODCSCX12
A (eq-load)	3.9	3.9	3.9

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODCSCX04	4	107.020	455.5
ODCSCX08	8	107.020	497.0
ODCSCX12	12	107.020	516.4

a. See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


ODCSCX04	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	4.252 3.778	6.133 5.155	8.797 6.826	14.037 9.578	19.162 12.374
ODCSCX08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	3.609 3.389	4.653 4.200	6.096 5.254	8.812 6.995	11.302 8.245
ODCSCX12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	3.603 3.291	4.649 3.961	6.095 4.818	8.814 6.186	11.302 7.089

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPF 0.35 micron CMOS Pad Library

Description

ODCSIPxx is a family of 4 to 16 mA, inverting, CMOS-level output buffer pieces with P-channel open-drains (pull-up) and controlled slew rate outputs.

Logic Symbol	Truth Table						
	<table> <tr> <th>A</th><th>PADM</th></tr> <tr> <td>L</td><td>H</td></tr> <tr> <td>H</td><td>Z</td></tr> </table> Z = High Impedance	A	PADM	L	H	H	Z
A	PADM						
L	H						
H	Z						

HDL Syntax

Verilog ODCSIPxx *inst_name* (PADM, A);

VHDL..... *inst_name*: ODCSIPxx port map (PADM, A);

Pin Loading

Pin Name	Load			
	ODCSIP04	ODCSIP08	ODCSIP12	ODCSIP16
A (eq-load)	3.0	4.5	4.5	4.5
PADM (pF)	5.01	5.02	5.04	5.05

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODCSIP04	4	98.537	329.0
ODCSIP08	8	99.641	342.2
ODCSIP12	12	99.641	357.0
ODCSIP16	16	99.641	369.6

a. See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Cell	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	To: PADM	t_{ZH}				
ODCSIP04			2.286	4.291	7.123	12.676	18.079
ODCSIP08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	To: PADM	t_{ZH}				
ODCSIP08			1.652	2.834	4.366	7.121	9.910
ODCSIP12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	To: PADM	t_{ZH}				
ODCSIP12			1.553	2.455	3.560	5.408	7.279
ODCSIP16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	To: PADM	t_{ZH}				
ODCSIP16			1.570	2.324	3.150	4.638	6.052

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing


Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Delay (ns)		Parameter	Cell			
From	To		ODCSIP04	ODCSIP08	ODCSIP12	ODCSIP16
A	PADM	t_{HZ}	0.923	0.739	0.574	0.678

AMI350XXPF 0.35 micron CMOS Pad Library

Description

ODCSTExx is a family of 4 to 8 mA, 5-volt tolerant, non-inverting, CMOS-level, tristate output buffer pieces with active low enables and controlled slew rate outputs.

Logic Symbol	Truth Table												
	<table><tr><th>EN</th><th>A</th><th>PADM</th></tr><tr><td>L</td><td>L</td><td>L</td></tr><tr><td>L</td><td>H</td><td>H</td></tr><tr><td>H</td><td>X</td><td>Z</td></tr></table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

HDL Syntax

Verilog ODCSTExx *inst_name* (PADM, A, EN);

VHDL..... *inst_name*: ODCSTExx port map (PADM, A, EN);

Pin Loading

Pin Name	Load	
	ODCSTE04	ODCSTE08
A (eq-load)	2.4	2.4
EN (eq-load)	7.9	7.9
PADM (pF)	5.05	5.05

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODCSTE04	4	113.300	482.4
ODCSTE08	8	113.300	501.5

a. See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

ODCSTE04	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	3.142	5.154	7.996	13.560	18.967
	To: PADM	t_{PHL}	2.229	3.566	5.079	7.892	10.638
ODCSTE08	From: EN	t_{ZH}	2.934	4.944	7.781	13.342	18.749
	To: PADM	t_{ZL}	2.107	3.493	5.025	7.844	10.594
	From: A	t_{PLH}	2.445	3.550	5.077	7.954	10.594
ODCSTE08	To: PADM	t_{PHL}	1.684	2.632	3.703	5.242	6.693
	From: EN	t_{ZH}	2.269	3.371	4.895	7.768	10.408
	To: PADM	t_{ZL}	1.524	2.497	3.596	5.165	6.616

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing


Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Delay (ns)		Parameter	Cell	
			ODCSTE04	ODCSTE08
From	To	t_{HZ}	8.406	9.238
			0.697	0.798

AMI350XXPF 0.35 micron CMOS Pad Library

Description

ODCSXExx is a family of 4 to 24 mA, non-inverting, CMOS-level, tristate output buffer pieces with active low enables and controlled slew rate outputs.

Logic Symbol	Truth Table												
	<table><tr><th>EN</th><th>A</th><th>PADM</th></tr><tr><td>L</td><td>L</td><td>L</td></tr><tr><td>L</td><td>H</td><td>H</td></tr><tr><td>H</td><td>X</td><td>Z</td></tr></table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

HDL Syntax

Verilog ODCSXExx *inst_name* (PADM, A, EN);

VHDL..... *inst_name*: ODCSXExx port map (PADM, A, EN);

Pin Loading

Pin Name	Load				
	ODCSXE04	ODCSXE08	ODCSXE12	ODCSXE16	ODCSXE24
A (eq-load)	2.4	2.5	2.4	2.4	2.4
EN (eq-load)	6.2	6.2	6.2	6.2	6.2
PADM (pF)	5.01	5.02	5.04	5.06	5.06

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODCSXE04	4	113.278	372.2
ODCSXE08	8	113.278	395.0
ODCSXE12	12	113.278	419.0
ODCSXE16	16	113.278	442.2
ODCSXE24	24	113.278	458.6

a. See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

ODCSXE04	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	2.520	4.586	7.485	13.097	18.463
	To: PADM	t_{PHL}	2.986	4.155	5.997	9.603	13.081
	From: EN	t_{ZH}	2.440	4.464	7.319	12.899	18.306
ODCSXE08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.963	3.172	4.646	7.456	10.235
	To: PADM	t_{PHL}	1.617	2.958	4.146	6.004	7.826
	From: EN	t_{ZH}	1.865	3.043	4.577	7.355	10.162
ODCSXE12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.715	2.715	3.800	5.678	7.557
	To: PADM	t_{PHL}	1.396	2.430	3.541	4.967	6.231
	From: EN	t_{ZH}	1.731	2.623	3.726	5.587	7.475
ODCSXE16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.441	2.231	3.121	4.397	5.614
	To: PADM	t_{PHL}	1.362	2.263	3.242	4.502	5.528
	From: EN	t_{ZH}	1.596	2.295	3.105	4.335	5.542
ODCSXE24	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.436	2.225	3.114	4.394	5.610
	To: PADM	t_{PHL}	1.314	2.099	2.878	3.960	4.755
	From: EN	t_{ZH}	1.596	2.295	3.105	4.335	5.542
ODCSXE24	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.436	2.225	3.114	4.394	5.610
	To: PADM	t_{PHL}	1.314	2.099	2.878	3.960	4.755
	From: EN	t_{ZH}	1.596	2.295	3.105	4.335	5.542
ODCSXE24	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.436	2.225	3.114	4.394	5.610
	To: PADM	t_{PHL}	1.314	2.099	2.878	3.960	4.755
	From: EN	t_{ZH}	1.596	2.295	3.105	4.335	5.542
ODCSXE24	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.436	2.225	3.114	4.394	5.610
	To: PADM	t_{PHL}	1.314	2.099	2.878	3.960	4.755
	From: EN	t_{ZH}	1.596	2.295	3.105	4.335	5.542
ODCSXE24	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.436	2.225	3.114	4.394	5.610
	To: PADM	t_{PHL}	1.314	2.099	2.878	3.960	4.755
	From: EN	t_{ZH}	1.596	2.295	3.105	4.335	5.542

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing


Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Delay (ns)	Parameter	Cell				
From	To	ODCSXE04	ODCSXE08	ODCSXE12	ODCSXE16	ODCSXE24
ENPADM	t_{HZ}	0.515	0.604	0.689	0.779	0.779
	t_{LZ}	0.470	0.513	0.562	0.605	0.668

AMI350XXPF 0.35 micron CMOS Pad Library

Description

ODCSXXxx is a family of 4 to 24 mA, non-inverting, CMOS-level, output buffer pieces with controlled slew rate outputs.

Logic Symbol	Truth Table						
	<table> <tr> <th>A</th><th>PADM</th></tr> <tr> <td>L</td><td>L</td></tr> <tr> <td>H</td><td>H</td></tr> </table>	A	PADM	L	L	H	H
A	PADM						
L	L						
H	H						

HDL Syntax

Verilog ODCSXXxx *inst_name* (PADM, A);

VHDL..... *inst_name*: ODCSXXxx port map (PADM, A);

Pin Loading

Pin Name	Load				
	ODCSXX04	ODCSXX08	ODCSXX12	ODCSXX16	ODCSXX24
A (eq-load)	3.8	3.8	3.8	3.8	3.8

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODCSXX04	4	110.684	363.2
ODCSXX08	8	110.684	386.0
ODCSXX12	12	110.684	409.9
ODCSXX16	16	110.684	433.2
ODCSXX24	24	110.684	449.6

a. See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


ODCSXX04	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	2.203 2.238	4.289 3.979	7.208 5.845	12.825 9.430	18.148 12.923
ODCSXX08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	1.768 1.482	2.911 2.763	4.367 3.934	7.191 5.863	9.950 7.622
ODCSXX12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	1.460 1.233	2.402 2.250	3.451 3.355	5.391 4.804	7.223 6.062
ODCSXX16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	1.322 1.214	2.189 2.092	3.113 3.060	4.629 4.339	6.066 5.364
ODCSXX24	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	1.264 1.151	2.137 1.894	3.140 2.714	4.636 3.791	6.096 4.623

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPF 0.35 micron CMOS Pad Library

Description

ODCXCExx is a family of 1 to 12 mA, 5-volt capable (cascode-gate), non-inverting, CMOS-level, tristate output buffer pieces with active low enables.

Logic Symbol	Truth Table												
	<table><tr><th>EN</th><th>A</th><th>PADM</th></tr><tr><td>L</td><td>L</td><td>L</td></tr><tr><td>L</td><td>H</td><td>H</td></tr><tr><td>H</td><td>X</td><td>Z</td></tr></table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

HDL Syntax

Verilog ODCXCExx *inst_name* (PADM, A, EN);

VHDL..... *inst_name*: ODCXCExx port map (PADM, A, EN);

Pin Loading

Pin Name	Load				
	ODCXCE01	ODCXCE02	ODCXCE04	ODCXCE08	ODCXCE12
A (eq-load)	2.9	2.9	2.9	2.9	2.9
EN (eq-load)	2.3	2.3	2.3	2.3	2.3
PADM (pF)	5.05	5.06	5.05	5.06	5.06

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODCXCE01	1	110.714	318.7
ODCXCE02	2	110.714	329.8
ODCXCE04	4	110.714	352.0
ODCXCE08	8	110.714	393.6
ODCXCE12	12	110.714	413.0

a. See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

ODCXCE01	Capacitive Load (pF)		15	25	35	50	75 (max)
	From: A	t_{PLH}	7.125	9.226	11.326	14.477	19.730
	To: PADM	t_{PHL}	4.735	5.841	6.946	8.605	11.368
	From: EN	t_{ZH}	7.212	9.315	11.419	14.574	19.833
ODCXCE02	To: PADM	t_{ZL}	1.818	2.423	3.029	3.937	5.452
	Capacitive Load (pF)		15	50	75	100	150 (max)
	From: A	t_{PLH}	4.681	8.303	10.890	13.478	18.654
	To: PADM	t_{PHL}	3.484	5.420	6.802	8.185	10.950
ODCXCE04	From: EN	t_{ZH}	4.763	8.391	10.982	13.573	18.755
	To: PADM	t_{ZL}	1.141	2.201	2.958	3.716	5.230
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	3.534	5.345	7.932	13.108	18.285
ODCXCE08	To: PADM	t_{PHL}	2.886	3.844	5.209	7.924	10.621
	From: EN	t_{ZH}	3.618	5.432	8.023	13.205	18.387
	To: PADM	t_{ZL}	0.841	1.367	2.117	3.610	5.096
	Capacitive Load (pF)		15	50	100	200	300 (max)
ODCXCE12	From: A	t_{PLH}	2.997	3.904	5.200	7.793	10.386
	To: PADM	t_{PHL}	2.680	3.169	3.864	5.234	6.582
	From: EN	t_{ZH}	3.087	3.994	5.290	7.881	10.473
	To: PADM	t_{ZL}	0.764	1.042	1.435	2.197	2.930
ODCXCE12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	3.005	3.912	5.209	7.802	10.396
	To: PADM	t_{PHL}	2.681	3.030	3.518	4.454	5.338
	From: EN	t_{ZH}	3.090	3.997	5.293	7.883	10.474
ODCXCE12	To: PADM	t_{ZL}	0.790	1.001	1.291	1.827	2.307

AMI350XXPF 0.35 micron CMOS Pad Library

Tristate Timing


Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Delay (ns)		Parameter	Cell				
From	To		ODCXCE01	ODCXCE02	ODCXCE04	ODCXCE08	ODCXCE12
EN	PADM	t_{HZ}	1.619	1.691	1.849	2.143	2.145
		t_{LZ}	0.437	0.498	0.598	0.776	0.966

AMI350XXPF 0.35 micron CMOS Pad Library

Description

ODCXCXxx is a family of 1 to 12 mA, 5-volt capable (cascode-gate), non-inverting, CMOS-level output buffer pieces.

Logic Symbol	Truth Table						
	<table> <tr> <th>A</th><th>PADM</th></tr> <tr> <td>L</td><td>L</td></tr> <tr> <td>H</td><td>H</td></tr> </table>	A	PADM	L	L	H	H
A	PADM						
L	L						
H	H						

HDL Syntax

Verilog ODCXCXxx *inst_name* (PADM, A);

VHDL..... *inst_name*: ODCXCXxx port map (PADM, A);

Pin Loading

Pin Name	Load				
	ODXCX01	ODXCX02	ODXCX04	ODXCX08	ODXCX12
A (eq-load)	3.7	3.7	3.7	3.7	3.7

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
ODXCX01	1	109.225	312.6
ODXCX02	2	109.225	323.8
ODXCX04	4	109.225	346.0
ODXCX08	8	109.225	387.5
ODXCX12	12	109.225	406.9

a. See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Propagation Delays (ns)


Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

ODCXCX01	Capacitive Load (pF)		15	25	35	50	75 (max)
	From: A	t_{PLH}	6.941	9.040	11.138	14.285	19.530
ODCXCX02	To: PADM	t_{PHL}	4.725	5.826	6.932	8.595	11.384
	Capacitive Load (pF)		15	50	75	100	150 (max)
ODCXCX04	From: A	t_{PLH}	4.473	8.101	10.692	13.283	18.465
	To: PADM	t_{PHL}	3.449	5.385	6.769	8.151	10.917
ODCXCX08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	3.323	5.137	7.728	12.911	18.094
ODCXCX12	To: PADM	t_{PHL}	2.849	3.801	5.160	7.878	10.596
	Capacitive Load (pF)		15	50	100	200	300 (max)
ODCXCX12	From: A	t_{PLH}	2.812	3.719	5.015	7.608	10.200
	To: PADM	t_{PHL}	2.613	3.096	3.784	5.149	6.501
ODCXCX12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	2.813	3.721	5.017	7.610	10.204
ODCXCX12	To: PADM	t_{PHL}	2.584	2.919	3.392	4.313	5.205

AMI350XXPF 0.35 micron CMOS Pad Library

Description

ODCXIPxx is a family of 1 to 16 mA, inverting, CMOS-level, output buffer pieces with P-channel, open-drains (pull-up).

Logic Symbol	Truth Table						
	<table> <tr> <th>A</th><th>PADM</th></tr> <tr> <td>L</td><td>H</td></tr> <tr> <td>H</td><td>Z</td></tr> </table> Z = High Impedance	A	PADM	L	H	H	Z
A	PADM						
L	H						
H	Z						

HDL Syntax

Verilog ODCXIPxx *inst_name* (PADM, A);

VHDL..... *inst_name*: ODCXIPxx port map (PADM, A);

Pin Loading

Pin Name	Load					
	ODCXIP01	ODCXIP02	ODCXIP04	ODCXIP08	ODCXIP12	ODCXIP16
A (eq-load)	2.5	2.6	2.6	4.0	5.6	5.6
PADM (pF)	5.00	5.00	5.01	5.02	5.04	5.05

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODCXIP01	1	98.535	206.1
ODCXIP02	2	99.639	211.1
ODCXIP04	4	100.743	218.9
ODCXIP08	8	102.952	233.9
ODCXIP12	12	106.264	250.8
ODCXIP16	16	106.264	263.3

a. See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Cell	Capacitive Load (pF)		15	25	35	50	75 (max)
	From: A	To: PADM	t_{ZH}				
ODCXIP01							
ODCXIP02							
ODCXIP04							
ODCXIP08							
ODCXIP12							
ODCXIP16							

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing


Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Delay (ns)		Parameter	Cell					
From	To		ODCXIP01	ODCXIP02	ODCXIP04	ODCXIP08	ODCXIP12	ODCXIP16
A	PADM	t_{HZ}	0.446	0.379	0.406	0.433	0.421	0.504

AMI350XXPF 0.35 micron CMOS Pad Library

Description

ODCXTExx is a family of 1 to 8 mA 5-volt tolerant, non-inverting, CMOS-level, tristate output buffer pieces with active low enables.

Logic Symbol	Truth Table												
	<table><tr><th>EN</th><th>A</th><th>PADM</th></tr><tr><td>L</td><td>L</td><td>L</td></tr><tr><td>L</td><td>H</td><td>H</td></tr><tr><td>H</td><td>X</td><td>Z</td></tr></table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

HDL Syntax

Verilog ODCXTExx *inst_name* (PADM, A, EN);

VHDL..... *inst_name*: ODCXTExx port map (PADM, A, EN);

Pin Loading

Pin Name	Load			
	ODCXTE01	ODCXTE02	ODCXTE04	ODCXTE08
A (eq-load)	2.4	2.4	2.4	2.4
EN (eq-load)	7.9	7.9	7.9	7.9
PADM (pF)	5.05	5.05	5.05	5.05

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODCXTE01	1	116.610	360.6
ODCXTE02	2	116.610	365.1
ODCXTE04	4	116.610	374.4
ODCXTE08	8	116.610	393.5

a. See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

ODCXTE01	Capacitive Load (pF)		15	25	35	50	75 (max)
	From: A	t_{PLH}	5.118	7.322	9.526	12.832	18.338
	To: PADM	t_{PHL}	2.610	3.716	4.823	6.482	9.248
	From: EN	t_{ZH}	4.973	7.179	9.385	12.695	18.211
ODCXTE02	To: PADM	t_{ZL}	2.567	3.674	4.780	6.440	9.206
	Capacitive Load (pF)		15	50	75	100	150 (max)
	From: A	t_{PLH}	2.823	6.653	9.388	12.124	17.594
	To: PADM	t_{PHL}	1.516	3.436	4.807	6.178	8.921
ODCXTE04	From: EN	t_{ZH}	2.685	6.515	9.250	11.985	17.455
	To: PADM	t_{ZL}	1.473	3.393	4.765	6.137	8.880
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.719	3.631	6.364	11.829	17.294
ODCXTE08	To: PADM	t_{PHL}	1.008	1.964	3.329	6.059	8.789
	From: EN	t_{ZH}	1.581	3.493	6.225	11.690	17.154
	To: PADM	t_{ZL}	0.962	1.919	3.285	6.017	8.749
	Capacitive Load (pF)		15	50	100	200	300 (max)
ODCXTE08	From: A	t_{PLH}	1.216	2.170	3.533	6.260	8.986
	To: PADM	t_{PHL}	0.814	1.289	1.967	3.323	4.680
	From: EN	t_{ZH}	1.077	2.031	3.394	6.120	8.845
	To: PADM	t_{ZL}	0.756	1.237	1.921	3.282	4.633

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing


Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Delay (ns)		Parameter	Cell			
From	To		ODCXTE01	ODCXTE02	ODCXTE04	ODCXTE08
EN	PADM	t_{HZ}	0.620	0.739	0.991	1.637
		t_{LZ}	0.415	0.441	0.495	0.595

AMI350XXPF 0.35 micron CMOS Pad Library

Description

ODCXXExx is a family of 1 to 24 mA, non-inverting, CMOS-level, tristate output buffer pieces with active low enables.

Logic Symbol	Truth Table												
ODCXXExx 	<table><tr><th>EN</th><th>A</th><th>PADM</th></tr><tr><td>L</td><td>L</td><td>L</td></tr><tr><td>L</td><td>H</td><td>H</td></tr><tr><td>H</td><td>X</td><td>Z</td></tr></table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

HDL Syntax

Verilog ODCXXExx *inst_name* (PADM, A, EN);

VHDL..... *inst_name*: ODCXXExx port map (PADM, A, EN);

Pin Loading

Pin Name	Load						
	ODCXXE01	ODCXXE02	ODCXXE04	ODCXXE08	ODCXXE12	ODCXXE16	ODCXXE24
A (eq-load)	6.7	9.6	9.6	2.4	5.2	5.2	5.2
EN (eq-load)	4.5	6.0	6.0	5.5	7.6	7.6	7.6
PADM (pF)	5.00	5.00	5.01	5.02	5.04	5.06	5.06

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
ODCXXE01	1	100.935	213.7
ODCXXE02	2	104.440	225.5
ODCXXE04	4	104.440	237.0
ODCXXE08	8	118.795	292.9
ODCXXE12	12	129.838	329.3
ODCXXE16	16	129.838	352.5
ODCXXE24	24	129.838	368.9

a. See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

ODCXXE01	Capacitive Load (pF)		15	25	35	50	75 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	4.269 2.916	6.471 4.308	8.674 5.699	11.978 7.786	17.484 11.265
	From: EN To: PADM	t_{ZH} t_{ZL}	4.351 2.910	6.554 4.302	8.756 5.693	12.059 7.781	17.565 11.260
ODCXXE02	Capacitive Load (pF)		15	50	75	100	150 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	2.207 1.563	6.035 3.999	8.770 5.740	11.504 7.480	16.973 10.960
	From: EN To: PADM	t_{ZH} t_{ZL}	2.313 1.559	6.135 3.996	8.865 5.736	11.595 7.477	17.055 10.958
ODCXXE04	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	1.256 1.036	3.165 2.269	5.893 4.025	11.349 7.515	16.806 10.978
	From: EN To: PADM	t_{ZH} t_{ZL}	1.358 1.026	3.267 2.261	5.995 4.019	11.450 7.511	16.906 10.973
ODCXXE08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	1.097 0.830	2.058 1.429	3.431 2.285	6.176 3.997	8.921 5.710
	From: EN To: PADM	t_{ZH} t_{ZL}	0.958 0.747	1.919 1.350	3.291 2.209	6.036 3.923	8.781 5.628
ODCXXE12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	0.778 0.617	1.414 1.023	2.324 1.599	4.143 2.740	5.962 3.865
	From: EN To: PADM	t_{ZH} t_{ZL}	0.712 0.640	1.348 1.047	2.258 1.624	4.077 2.766	5.896 3.890
ODCXXE16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	0.723 0.598	1.210 0.913	1.906 1.358	3.299 2.226	4.691 3.068
	From: EN To: PADM	t_{ZH} t_{ZL}	0.656 0.620	1.143 0.938	1.840 1.384	3.233 2.255	4.626 3.094
ODCXXE24	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	t_{PLH} t_{PHL}	0.730 0.575	1.216 0.805	1.912 1.123	3.302 1.722	4.693 2.272
	From: EN To: PADM	t_{ZH} t_{ZL}	0.655 0.600	1.143 0.832	1.839 1.151	3.232 1.752	4.625 2.301

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPF 0.35 micron CMOS Pad Library

Tristate Timing


Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Delay (ns)		Parameter	Cell						
From	To		ODCXXE01	ODCXXE02	ODCXXE04	ODCXXE08	ODCXXE12	ODCXXE16	ODCXXE24
EN	PADM	t_{HZ}	0.613	0.504	0.630	0.403	0.381	0.433	0.433
		t_{LZ}	0.234	0.198	0.266	0.479	0.523	0.566	0.626

AMI350XXPF 0.35 micron CMOS Pad Library

Description

ODCXXXxx is a family of 1 to 24 mA, non-inverting, CMOS-level output buffer pieces.

Logic Symbol	Truth Table						
	<table> <tr> <th>A</th><th>PADM</th></tr> <tr> <td>L</td><td>L</td></tr> <tr> <td>H</td><td>H</td></tr> </table>	A	PADM	L	L	H	H
A	PADM						
L	L						
H	H						

HDL Syntax

Verilog ODCXXXxx *inst_name* (PADM, A);

VHDL..... *inst_name*: ODCXXXxx port map (PADM, A);

Pin Loading

Pin Name	Load						
	ODCXXX01	ODCXXX02	ODCXXX04	ODCXXX08	ODCXXX12	ODCXXX16	ODCXXX24
A (eq-load)	4.6	4.6	7.4	10.1	10.1	10.1	10.1

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
ODCXXX01	1	98.533	206.8
ODCXXX02	2	98.533	213.2
ODCXXX04	4	100.741	224.9
ODCXXX08	8	102.950	249.5
ODCXXX12	12	102.950	273.4
ODCXXX16	16	102.950	296.7
ODCXXX24	24	102.950	313.1

a. See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


ODCXXX01	Capacitive Load (pF)		15	25	35	50	75 (max)
	From: A	t_{PLH}	4.203	6.404	8.605	11.907	17.411
ODCXXX02	To: PADM	t_{PHL}	2.766	4.156	5.546	7.632	11.108
	Capacitive Load (pF)		15	50	75	100	150 (max)
ODCXXX04	From: A	t_{PLH}	2.227	6.052	8.784	11.517	16.983
	To: PADM	t_{PHL}	1.579	4.011	5.748	7.486	10.960
ODCXXX08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.194	3.104	5.834	11.293	16.753
ODCXXX12	To: PADM	t_{PHL}	0.892	2.110	3.849	7.326	10.804
	Capacitive Load (pF)		15	50	100	200	300 (max)
ODCXXX16	From: A	t_{PLH}	0.708	1.667	3.037	5.778	8.518
	To: PADM	t_{PHL}	0.575	1.181	2.043	3.757	5.458
ODCXXX24	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.602	1.237	2.143	3.956	5.769
ODCXXX24	To: PADM	t_{PHL}	0.560	0.970	1.550	2.693	3.814
	Capacitive Load (pF)		15	50	100	200	300 (max)
ODCXXX24	From: A	t_{PLH}	0.577	1.062	1.755	3.140	4.525
	To: PADM	t_{PHL}	0.578	0.902	1.355	2.231	3.065
ODCXXX24	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.621	1.102	1.791	3.177	4.575
ODCXXX24	To: PADM	t_{PHL}	0.526	0.801	1.119	1.693	2.267

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPF 0.35 micron CMOS Pad Library

Description

ODPHTE66 is a 3.3v drive ONLY, (33/66) MHz PSEUDO PCI compliant, 5V-Tolerant, non-inverting, tri-state buffer pad piece with controlled slew rate output. There is no high clamp diode (Ich) in this cell.

Logic Symbol	Truth Table	Pin Loading																				
	<table><tr><th>EN</th><th>A</th><th>PADM</th></tr><tr><td>L</td><td>L</td><td>L</td></tr><tr><td>L</td><td>H</td><td>H</td></tr><tr><td>H</td><td>X</td><td>Z</td></tr></table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z	<table><tr><th></th><th>Load</th></tr><tr><td>A</td><td>6.2 eqI</td></tr><tr><td>EN</td><td>8.5 eqI</td></tr><tr><td>PADM</td><td>5.05 pF</td></tr></table>		Load	A	6.2 eqI	EN	8.5 eqI	PADM	5.05 pF
EN	A	PADM																				
L	L	L																				
L	H	H																				
H	X	Z																				
	Load																					
A	6.2 eqI																					
EN	8.5 eqI																					
PADM	5.05 pF																					

HDL Syntax

Verilog ODPHTE66 *inst_name* (PADM, A, EN);

VHDL..... *inst_name*: ODPHTE66 port map (PADM, A, EN);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	107.392	nA
EQL_{pd}	356.3	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


Delay (ns)		Parameter	Capacitive Load (pF)				
From	To		15	50	100	200	300 (max)
A	PADM	t_{PLH}	1.315	2.161	3.351	5.660	7.877
		t_{PHL}	1.407	2.295	3.541	5.955	8.265
EN	PADM	t_{HZ}	2.480				
		t_{LZ}	0.421				
		t_{ZH}	1.384	2.227	3.412	5.713	7.923
		t_{ZL}	1.391	2.285	3.538	5.963	8.278

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPF 0.35 micron CMOS Pad Library

Description

ODPHXE66 is a 3.3v drive ONLY, NON-5V tolerant, (33/66) MHz, PCI compliant, non-inverting, tri-state buffer piece with controlled slew rate output.

Logic Symbol	Truth Table	Pin Loading																				
ODPHXE66 	<table><tr><th>EN</th><th>A</th><th>PADM</th></tr><tr><td>L</td><td>L</td><td>L</td></tr><tr><td>L</td><td>H</td><td>H</td></tr><tr><td>H</td><td>X</td><td>Z</td></tr></table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z	<table><tr><th></th><th>Load</th></tr><tr><td>A</td><td>9.1 eqI</td></tr><tr><td>EN</td><td>9.2 eqI</td></tr><tr><td>PADM</td><td>5.03 pF</td></tr></table>		Load	A	9.1 eqI	EN	9.2 eqI	PADM	5.03 pF
EN	A	PADM																				
L	L	L																				
L	H	H																				
H	X	Z																				
	Load																					
A	9.1 eqI																					
EN	9.2 eqI																					
PADM	5.03 pF																					

HDL Syntax

Verilog ODPHXE66 *inst_name* (PADM, A, EN);

VHDL..... *inst_name*: ODPHXE66 port map (PADM, A, EN);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	106.268	nA
EQL_{pd}	384.4	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Capacitive Load (pF)				
				15	50	100	200	300 (max)
A		PADM	t_{PLH}	0.975	1.838	3.034	5.293	7.376
			t_{PHL}	1.112	1.835	2.809	4.552	6.023
EN		PADM	t_{HZ}	1.734				
			t_{LZ}	0.937				
			t_{ZH}	1.118	1.959	3.127	5.351	7.423
			t_{ZL}	1.224	2.041	3.025	4.610	6.166

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

ODQFE01M



AMI350XXPF 0.35 micron CMOS Pad Library

Description

ODQFE01M is a fundamental mode, enabled crystal oscillator, output driver pad piece that runs over a frequency range of 32 kHz - 1 MHz. QI is the input from IDQC3. E is the oscillator high input enable. PADM is the bond pad to Xtal-out.

Logic Symbol

Logic Schematic

Truth Table

PADM	E	QI
L	H	H
H	H	L
H	L	X

Pin Loading

	Load
E	4.3 eql
QI	3.2 eql

HDL Syntax

Verilog ODQFE01M *inst_name* (PADM, E, QI);
 VHDL..... *inst_name*: ODQFE01M port map (PADM, E, QI);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^{\circ}C$)	98.534	nA
EQL_{pd}	211.1	Eq-load

See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Delay (ns) From To		Parameter	Capacitive Load (pF)				
			15	25	35	50	75 (max)
E	PADM	t_{PLH}	4.415	6.616	8.818	12.120	17.624
		t_{PHL}	3.241	4.631	6.022	8.108	11.585
QI	PADM	t_{PLH}	4.470	6.672	8.875	12.178	17.684
		t_{PHL}	3.270	4.657	6.044	8.125	11.593

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Design Notes:


The ODQFE01M is the output cell of a two cell oscillator circuit. The QI pin is to be connected the QO pin of the IDQS3 oscillator input receiver piece. Two package pins are required to create a complete oscillator.

ODQFE20M

AMI350XXPF 0.35 micron CMOS Pad Library

Description

ODQFE20M is a fundamental mode, enabled crystal oscillator, output buffer pad piece that runs over a frequency range of 1 MHz - 20 MHz. QI is the input from IDQC3. E is the oscillator high input enable. PADM is the bond pad to the Xtal-out.



HDL Syntax

Verilog ODQFE20M *inst_name* (PADM, E, QI);

VHDL..... *inst_name*: ODQFE20M port map (PADM, E, QI);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	98.719	nA
$EQ_{L_{pd}}$	227.7	Eq-load

See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Propagation Delays

Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	Delay (ns) To	Parameter	Capacitive Load (pF)				
			15	50	75	100	150 (max)
E	PADM	t_{PLH}	2.678	6.499	9.228	11.957	17.417
		t_{PHL}	1.470	3.904	5.642	7.381	10.858
QI	PADM	t_{PLH}	2.127	5.950	8.681	11.411	16.873
		t_{PHL}	1.485	3.922	5.661	7.400	10.873

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


Design Notes:

The ODQFE20M is the output cell of a two cell oscillator circuit. The QI pin is to be connected the QO pin of the IDQC3 oscillator input receiver piece. Two package pins are required to create a complete oscillator.

AMI350XXPF 0.35 micron CMOS Pad Library

Description

ODQTE60M is an third-overtone mode, enabled crystal oscillator, output driver pad piece that runs over a frequency range of 20 - 60 MHz. QI is the input from the IDQC3. E is the oscillator high input enable. PADM is the bond pad to Xtal-out.



Truth Table

PADM	E	QI
H	L	X
H	H	L
L	H	H

Pin Loading

	Load
E	7.6 eqI
QI	6.3 eqI

HDL Syntax

Verilog ODQTE60M *inst_name* (PADM, E, QI);

VHDL..... *inst_name*: ODQTE60M port map (PADM, E, QI);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ C$)	98.719	nA
EQL_{pd}	239.2	Eq-load

See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Propagation Delays

Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Delay (ns)		Parameter	Capacitive Load (pF)				
From	To		15	50	100	200	300 (max)
E	PADM	t_{PLH}	1.818	3.729	6.459	11.918	17.378
		t_{PHL}	0.869	2.085	3.824	7.300	10.777
QI	PADM	t_{PLH}	1.166	3.077	5.806	11.264	16.722
		t_{PHL}	0.916	2.137	3.880	7.362	10.836

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


Design Notes:

The ODQTE60M is the output cell of a two cell oscillator circuit. The QI pin is to be connected the QO pin of the IDQC3 oscillator input receiver piece. Two package pins are required to create a complete oscillator.

AMI350XXPF 0.35 micron CMOS Pad Library

Description

ODQXXX00 is a non-buffered, resistive analog crystal oscillator output pad piece with ESD protection.

Logic Symbol	Truth Table	Pin Loading										
ODQXXX00 	<table><tr><th>A</th><th>PADM</th></tr><tr><td>L</td><td>L</td></tr><tr><td>H</td><td>H</td></tr></table>	A	PADM	L	L	H	H	<table><tr><th></th><th>Load</th></tr><tr><td>A</td><td>2.3 eqI</td></tr></table>		Load	A	2.3 eqI
A	PADM											
L	L											
H	H											
	Load											
A	2.3 eqI											

HDL Syntax

Verilog ODQXXX00 *inst_name* (PADM, A);
VHDL..... *inst_name*: ODQXXX00 port map (PADM, A);

Power Characteristics


Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	96.229	nA
EQL _{pd}	196.0	Eq-load

See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Description

ODVHTExx is a 8 mA, 5 volt tolerant , high performance, non-inverting, LVTTL-level, tristate output buffer piece with active low enable output.

Logic Symbol	Truth Table												
	<table><tr><th>EN</th><th>A</th><th>PADM</th></tr><tr><td>L</td><td>L</td><td>L</td></tr><tr><td>L</td><td>H</td><td>H</td></tr><tr><td>H</td><td>X</td><td>Z</td></tr></table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

HDL Syntax

Verilog ODVHTExx *inst_name* (PADM, A, EN);

VHDL..... *inst_name*: ODVHTExx port map (PADM, A, EN);

Pin Loading

Pin Name	Load
	ODVHTE08
A (eq-load)	2.4
EN (eq-load)	7.9
PADM (pF)	5.05

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODVHTE08	8	116.610	393.6

a. See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

ODVHTE08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.109	1.903	3.037	5.305	7.573
	To: PADM	t_{PHL}	0.862	1.430	2.242	3.866	5.490
	From: EN	t_{ZH}	0.970	1.764	2.897	5.165	7.432
	To: PADM	t_{ZL}	0.805	1.378	2.195	3.824	5.444

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing


Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Delay (ns) From To		Parameter	Cell
			ODVHTE08
EN	PADM	t_{HZ}	1.577
		t_{LZ}	0.578

AMI350XXPF 0.35 micron CMOS Pad Library

Description

ODVHXExx is a family of 8 to 24 mA, non-inverting. TTL-level, tristate output buffer pieces with active low enable outputs.

Logic Symbol	Truth Table												
	<table><tr><th>EN</th><th>A</th><th>PADM</th></tr><tr><td>L</td><td>L</td><td>L</td></tr><tr><td>L</td><td>H</td><td>H</td></tr><tr><td>H</td><td>X</td><td>Z</td></tr></table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

HDL Syntax

Verilog ODVHXExx *inst_name* (PADM, A, EN);

VHDL..... *inst_name*: ODVHXExx port map (PADM, A, EN);

Pin Loading

Pin Name	Load			
	ODVHXEODVHTE12	ODVHXE12	ODVHXE16	ODVHXE24
A (eq-load)	5.2	5.2	5.2	5.2
EN (eq-load)	7.6	7.6	7.6	7.6
PADM (pF)	5.02	5.04	5.06	5.06

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODVHXE08	8	129.838	305.4
ODVHXE12	12	129.838	329.3
ODVHXE16	16	129.838	352.6
ODVHXE24	24	129.838	369.0

a. See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

ODVHXE08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.824	1.622	2.762	5.041	7.321
	To: PADM	t_{PHL}	0.735	1.453	2.478	4.530	6.581
	From: EN	t_{ZH}	0.758	1.556	2.696	4.976	7.256
ODVHXE12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.709	1.239	1.995	3.507	5.020
	To: PADM	t_{PHL}	0.652	1.134	1.821	3.185	4.538
	From: EN	t_{ZH}	0.643	1.173	1.929	3.441	4.954
ODVHXE16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.664	1.068	1.644	2.798	3.951
	To: PADM	t_{PHL}	0.621	0.992	1.518	2.554	3.568
	From: EN	t_{ZH}	0.597	1.001	1.578	2.732	3.886
ODVHXE24	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.670	1.073	1.649	2.802	3.954
	To: PADM	t_{PHL}	0.592	0.856	1.224	1.930	2.596
	From: EN	t_{ZH}	0.597	1.001	1.578	2.732	3.886
ODVHXE24	Capacitive Load (pF)		15	50	100	200	300 (max)
	To: PADM	t_{ZL}	0.615	0.881	1.252	1.959	2.623
	From: EN	t_{ZH}	0.597	1.001	1.578	2.732	3.886
	To: PADM	t_{ZL}	0.615	0.881	1.252	1.959	2.623

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing


Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Delay (ns)		Parameter	Cell			
From	To		ODVHXE08	ODVHXE12	ODVHXE16	ODVHXE24
EN	PADM	t_{HZ}	0.318	0.361	0.409	0.409
		t_{LZ}	0.465	0.508	0.544	0.598

AMI350XXPF 0.35 micron CMOS Pad Library

Description

ODVHXXxx is a family of 4 to 24 mA, non-inverting, LVTTTL-level, output buffer pieces.

Logic Symbol	Truth Table						
	<table> <tr> <th>A</th><th>PADM</th></tr> <tr> <td>L</td><td>L</td></tr> <tr> <td>H</td><td>H</td></tr> </table>	A	PADM	L	L	H	H
A	PADM						
L	L						
H	H						

HDL Syntax

Verilog ODVHXXxx *inst_name* (PADM, A);

VHDL..... *inst_name*: ODVHXXxx port map (PADM, A);

Pin Loading

Pin Name	Load			
	ODVHXX08	ODVHXX12	ODVHXX16	ODVHXX24
A (eq-load)	18.9	18.9	18.9	18.9

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODVHXX08	8	109.576	254.3
ODVHXX12	12	109.576	278.2
ODVHXX16	16	109.576	301.4
ODVHXX24	24	109.576	317.8

a. See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


ODVHXX08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.551	1.349	2.489	4.768	7.047
ODVHXX12	To: PADM	t_{PLH}	0.533	1.251	2.277	4.329	6.381
	From: A	t_{PLH}	0.445	0.974	1.729	3.241	4.752
ODVHXX16	To: PADM	t_{PLH}	0.459	0.935	1.615	2.974	4.333
	From: A	t_{PLH}	0.405	0.808	1.384	2.535	3.687
ODVHXX24	To: PADM	t_{PLH}	0.433	0.798	1.316	2.344	3.362
	From: A	t_{PLH}	0.433	0.835	1.408	2.554	3.701
	To: PADM	t_{PLH}	0.377	0.630	0.985	1.680	2.354

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPF 0.35 micron CMOS Pad Library

Description

ODVSTExx is a family of 4 to 8 mA, 5 volt tolerant, non-inverting, LVTTTL-level, tristate output buffer pieces with active low enables and controlled slew rate outputs.

Logic Symbol	Truth Table												
	<table><tr><th>EN</th><th>A</th><th>PADM</th></tr><tr><td>L</td><td>L</td><td>L</td></tr><tr><td>L</td><td>H</td><td>H</td></tr><tr><td>H</td><td>X</td><td>Z</td></tr></table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

HDL Syntax

Verilog ODVSTExx *inst_name* (PADM, A, EN);

VHDL..... *inst_name*: ODVSTExx port map (PADM, A, EN);

Pin Loading

Pin Name	Load	
	ODVSTE04	ODVSTE08
A (eq-load)	2.4	2.4
EN (eq-load)	7.9	7.9
PADM (pF)	5.05	5.05

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODVSTE04	4	113.300	482.4
ODVSTE08	8	113.300	501.5

a. See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

ODVSTE04	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	2.872	4.568	6.955	11.603	16.084
	To: PADM	t_{PHL}	2.313	3.851	5.770	9.051	12.356
	From: EN	t_{ZH}	2.663	4.356	6.741	11.385	15.865
ODVSTE08	To: PADM	t_{ZL}	2.258	3.804	5.560	8.915	12.189
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	2.241	3.289	4.608	6.894	9.210
	To: PADM	t_{PHL}	1.910	2.920	4.026	5.861	7.464
	From: EN	t_{ZH}	2.062	3.107	4.425	6.716	9.039
	To: PADM	t_{ZL}	1.492	2.798	3.925	5.704	7.423

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing


Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Delay (ns)		Parameter	Cell	
From	To		ODVSTE04	ODVSTE08
EN	PADM	t_{HZ}	8.406	9.238
		t_{LZ}	0.697	0.798

AMI350XXPF 0.35 micron CMOS Pad Library

Description

ODVXTExx is a family of 1 to 8 mA, 5-volt tolerant, non-inverting, LVTTTL-level, tristate output buffer pieces with active low enable.

Logic Symbol	Truth Table												
	<table><tr><th>EN</th><th>A</th><th>PADM</th></tr><tr><td>L</td><td>L</td><td>L</td></tr><tr><td>L</td><td>H</td><td>H</td></tr><tr><td>H</td><td>X</td><td>Z</td></tr></table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

HDL Syntax

Verilog ODVXTExx *inst_name* (PADM, A, EN);

VHDL..... *inst_name*: ODVXTExx port map (PADM, A, EN);

Pin Loading

Pin Name	Load			
	ODVXTE01	ODVXTE02	ODVXTE04	ODVXTE08
A (eq-load)	2.4	2.4	2.4	2.4
EN (eq-load)	7.9	7.9	7.9	7.9
PADM (pF)	5.05	5.05	5.05	5.05

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODVXTE01	1	116.610	360.6
ODVXTE02	2	116.610	365.1
ODVXTE04	4	116.610	374.4
ODVXTE08	8	116.610	393.5

a. See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

ODVXTE01	Capacitive Load (pF)		15	25	35	50	75 (max)
	From: A	t_{PLH}	4.343	6.179	8.016	10.771	15.363
	To: PADM	t_{PHL}	3.072	4.393	5.714	7.695	10.998
	From: EN	t_{ZH}	4.208	6.044	7.881	10.635	15.226
ODVXTE02	To: PADM	t_{ZL}	3.031	4.352	5.672	7.653	10.955
	Capacitive Load (pF)		15	50	75	100	150 (max)
	From: A	t_{PLH}	2.442	5.629	7.905	10.182	14.734
	To: PADM	t_{PHL}	1.739	4.038	5.680	7.322	10.606
ODVXTE04	From: EN	t_{ZH}	2.305	5.491	7.767	10.043	14.595
	To: PADM	t_{ZL}	1.695	3.995	5.637	7.280	10.566
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.527	3.118	5.390	9.934	14.479
ODVXTE08	To: PADM	t_{PHL}	1.119	2.264	3.899	7.169	10.440
	From: EN	t_{ZH}	1.388	2.979	5.251	9.795	14.339
	To: PADM	t_{ZL}	1.072	2.218	3.854	7.127	10.400
	Capacitive Load (pF)		15	50	100	200	300 (max)
ODVXTE08	From: A	t_{PLH}	1.118	1.912	3.046	5.315	7.583
	To: PADM	t_{PHL}	0.868	1.437	2.249	3.873	5.498
	From: EN	t_{ZH}	0.978	1.772	2.906	5.174	7.442
	To: PADM	t_{ZL}	0.810	1.385	2.203	3.832	5.452

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Delay (ns)		Parameter	Cell			
From	To		ODVXTE01	ODVXTE02	ODVXTE04	ODVXTE08
EN	PADM	t_{HZ}	0.620	0.739	0.991	1.638
		t_{LZ}	0.415	0.441	0.495	0.594

AMI350XXPF 0.35 micron CMOS Pad Library

Description

ODVSXExx is a family of 4 to 24 mA, non-inverting, LVTTTL-level, tristate output buffer pieces with active low enables and controlled slew rate outputs.

Logic Symbol	Truth Table												
ODVSXExx	<table><tr><th>EN</th><th>A</th><th>PADM</th></tr><tr><td>L</td><td>L</td><td>L</td></tr><tr><td>L</td><td>H</td><td>H</td></tr><tr><td>H</td><td>X</td><td>Z</td></tr></table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

HDL Syntax

Verilog ODVSXExx *inst_name* (PADM, A, EN);

VHDL..... *inst_name*: ODVSXExx port map (PADM, A, EN);

Pin Loading

Pin Name	Load				
	ODVSXE04	ODVSXE08	ODVSXE12	ODVSXE16	ODVSXE24
A (eq-load)	2.4	2.5	2.4	2.4	2.4
EN (eq-load)	6.2	6.2	6.2	6.2	6.2
PADM (pF)	5.01	5.02	5.04	5.06	5.06

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODVSXE04	4	113.278	372.2
ODVSXE08	8	113.278	395.0
ODVSXE12	12	113.278	419.0
ODVSXE16	16	113.278	442.2
ODVSXE24	24	113.278	458.6

a. See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

ODVSXE04	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	2.279	4.028	6.473	11.168	15.604
	To: PADM	t_{PHL}	2.424	4.550	6.855	11.018	15.307
	From: EN	t_{ZH}	2.213	3.916	6.311	10.969	15.450
ODVSXE08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.793	2.827	4.111	6.502	8.723
	To: PADM	t_{PHL}	1.871	3.225	4.523	6.713	8.842
	From: EN	t_{ZH}	1.733	2.756	4.061	6.366	8.706
ODVSXE12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.501	2.393	3.428	5.010	6.580
	To: PADM	t_{PHL}	1.736	2.831	3.872	5.512	6.930
	From: EN	t_{ZH}	1.626	2.416	3.368	4.925	6.503
ODVSXE16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.443	2.232	3.121	4.397	5.613
	To: PADM	t_{PHL}	1.541	2.575	3.564	4.890	6.053
	From: EN	t_{ZH}	1.597	2.296	3.105	4.335	5.542
ODVSXE24	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.436	2.225	3.114	4.394	5.610
	To: PADM	t_{PHL}	1.383	2.313	3.177	4.241	5.179
	From: EN	t_{ZH}	1.596	2.295	3.105	4.335	5.542
ODVSXE24	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.436	2.225	3.114	4.394	5.610
	To: PADM	t_{PHL}	1.383	2.313	3.177	4.241	5.179
	From: EN	t_{ZH}	1.596	2.295	3.105	4.335	5.542
ODVSXE24	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.436	2.225	3.114	4.394	5.610
	To: PADM	t_{PHL}	1.383	2.313	3.177	4.241	5.179
	From: EN	t_{ZH}	1.596	2.295	3.105	4.335	5.542

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing


Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Delay (ns)		Parameter	Cell				
From	To		ODVSXE04	ODVSXE08	ODVSXE12	ODVSXE16	ODVSXE24
EN	PADM	t_{HZ}	0.515	0.603	0.689	0.779	0.779
		t_{LZ}	0.470	0.515	0.562	0.606	0.668

AMI350XXPF 0.35 micron CMOS Pad Library

Description

ODVSXNxx is a family of 4 to 24 mA, non-inverting, LVTTTL-level, output buffer pieces with N-channel open-drains (pull-down) and controlled slew rate outputs.

Logic Symbol	Truth Table						
	<table> <tr> <th>A</th><th>PADM</th></tr> <tr> <td>L</td><td>L</td></tr> <tr> <td>H</td><td>Z</td></tr> </table> Z = High Impedance	A	PADM	L	L	H	Z
A	PADM						
L	L						
H	Z						

HDL Syntax

Verilog ODVSXNxx inst_name (PADM, A);

VHDL..... inst_name: ODVSXNxx port map (PADM, A);

Pin Loading

Pin Name	Load				
	ODVSXN04	ODVSXN08	ODVSXN12	ODVSXN16	ODVSXN24
A (eq-load)	6.0	6.0	6.0	6.0	6.0
PADM (pF)	5.00	5.00	5.00	5.00	5.00

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODVSXN04	4	102.953	324.3
ODVSXN08	8	102.953	334.7
ODVSXN12	12	102.953	346.3
ODVSXN16	16	102.953	357.0
ODVSXN24	24	102.953	373.4

a. See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Cell	Capacitive Load (pF)			15	50	100	200	300 (max)
	From: A	To: PADM	t_{ZL}					
ODVSXN04				2.615	4.245	6.517	10.859	14.931
ODVSXN08	Capacitive Load (pF)			15	50	100	200	300 (max)
	From: A	To: PADM	t_{ZL}	2.083	3.147	4.441	6.570	8.705
ODVSXN12	Capacitive Load (pF)			15	50	100	200	300 (max)
	From: A	To: PADM	t_{ZL}	1.942	2.814	3.818	5.330	6.803
ODVSXN16	Capacitive Load (pF)			15	50	100	200	300 (max)
	From: A	To: PADM	t_{ZL}	1.915	2.691	3.566	4.812	5.973
ODVSXN24	Capacitive Load (pF)			15	50	100	200	300 (max)
	From: A	To: PADM	t_{ZL}	1.896	2.544	3.266	4.255	5.110

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing


Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Delay (ns)		Parameter	Cell				
From	To		ODVSXN04	ODVSXN08	ODVSXN12	ODVSXN16	ODVSXN24
A	PADM	t_{HZ}	0.190	0.236	0.290	0.341	0.409

AMI350XXPF 0.35 micron CMOS Pad Library

Description

ODVSXXxx is a family of 4 to 24 mA, non-inverting, LVTTTL-level, output buffer pieces with controlled slew rate outputs.

Logic Symbol	Truth Table						
	<table> <tr> <th>A</th><th>PADM</th></tr> <tr> <td>L</td><td>L</td></tr> <tr> <td>H</td><td>H</td></tr> </table>	A	PADM	L	L	H	H
A	PADM						
L	L						
H	H						

HDL Syntax

Verilog..... ODVSXXxx inst_name (PADM, A);

VHDL..... inst_name: ODVSXXxx port map (PADM, A);

Pin Loading

Pin Name	Load				
	ODVSXX04	ODVSXX08	ODVSXX12	ODVSXX16	ODVSXX24
A (eq-load)	3.8	3.8	3.8	3.8	3.8

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODVSXX04	4	110.684	363.2
ODVSXX08	8	110.684	386.0
ODVSXX12	12	110.684	409.9
ODVSXX16	16	110.684	433.2
ODVSXX24	24	110.684	449.6

a. See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


ODVSXX04	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.918	3.805	6.284	10.819	15.387
	To: PADM	t_{PLH}	2.400	4.371	6.669	10.857	15.127
ODVSXX08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.447	2.549	3.841	6.206	8.470
	To: PADM	t_{PLH}	1.657	3.050	4.359	6.553	8.685
ODVSXX12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.187	2.085	3.130	4.726	6.294
	To: PADM	t_{PLH}	1.497	2.593	3.677	5.345	6.723
ODVSXX16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.144	1.929	2.820	4.113	5.328
	To: PADM	t_{PLH}	1.340	2.338	3.405	4.758	5.937
ODVSXX24	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.155	1.933	2.821	4.117	5.331
	To: PADM	t_{PLH}	1.265	2.116	3.027	4.154	5.052

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPF 0.35 micron CMOS Pad Library

Description

ODVXXExx is a family of 1 to 24 mA, non-inverting, LVTTTL-level, tristate output buffer pieces with active low enables.

Logic Symbol	Truth Table												
	<table><tr><th>EN</th><th>A</th><th>PADM</th></tr><tr><td>L</td><td>L</td><td>L</td></tr><tr><td>L</td><td>H</td><td>H</td></tr><tr><td>H</td><td>X</td><td>Z</td></tr></table> Z = High Impedance	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

HDL Syntax

Verilog ODVXXExx *inst_name* (PADM, A, EN);

VHDL..... *inst_name*: ODVXXExx port map (PADM, A, EN);

Pin Loading

Pin Name	Load						
	XXE01	ODVXXE02	ODVXXE04	ODVXXE08	ODVXXE12	ODVXXE16	ODVXXE24
A (eq-load)	6.7	9.6	9.6	2.4	5.2	5.2	5.2
EN (eq-load)	4.5	6.0	6.0	5.5	7.6	7.6	7.6
PADM (pF)	5.00	5.00	5.01	5.02	5.04	5.06	5.06

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
ODVXXE01	1	100.935	213.7
ODVXXE02	2	104.440	225.5
ODVXXE04	4	104.440	237.0
ODVXXE08	8	118.795	292.9
ODVXXE12	12	129.838	329.3
ODVXXE16	16	129.838	352.5
ODVXXE24	24	129.838	368.9

a. See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

ODVXXE01	Capacitive Load (pF)		15	25	35	50	75 (max)
	From: A	t_{PLH}	3.593	5.424	7.255	10.001	14.579
	To: PADM	t_{PHL}	3.420	5.087	6.754	9.255	13.423
ODVXXE02	From: EN	t_{ZH}	3.676	5.507	7.338	10.084	14.662
	To: PADM	t_{ZL}	3.414	5.081	6.749	9.249	13.417
	Capacitive Load (pF)		15	50	75	100	150 (max)
ODVXXE04	From: A	t_{PLH}	1.871	5.056	7.332	9.608	14.159
	To: PADM	t_{PHL}	1.816	4.734	6.819	8.903	13.072
	From: EN	t_{ZH}	1.969	5.153	7.428	9.702	14.251
ODVXXE08	To: PADM	t_{ZL}	1.812	4.730	6.815	8.900	13.069
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.062	2.653	4.926	9.471	14.016
ODVXXE12	To: PADM	t_{PHL}	1.165	2.638	4.737	8.915	13.069
	From: EN	t_{ZH}	1.181	2.771	5.042	9.583	14.125
	To: PADM	t_{ZL}	1.155	2.630	4.730	8.911	13.063
ODVXXE16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.011	1.810	2.950	5.230	7.510
	To: PADM	t_{PHL}	0.893	1.611	2.637	4.689	6.741
ODVXXE24	From: EN	t_{ZH}	0.872	1.670	2.810	5.090	7.370
	To: PADM	t_{ZL}	0.813	1.532	2.558	4.611	6.663
	Capacitive Load (pF)		15	50	100	200	300 (max)
ODVXXE12	From: A	t_{PLH}	0.720	1.249	2.006	3.518	5.031
	To: PADM	t_{PHL}	0.661	1.145	1.833	3.199	4.550
	From: EN	t_{ZH}	0.654	1.184	1.940	3.453	4.966
ODVXXE16	To: PADM	t_{ZL}	0.686	1.170	1.859	3.225	4.576
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.678	1.082	1.659	2.813	3.967
ODVXXE24	To: PADM	t_{PHL}	0.632	1.006	1.534	2.572	3.584
	From: EN	t_{ZH}	0.607	1.014	1.594	2.749	3.898
	To: PADM	t_{ZL}	0.655	1.031	1.561	2.600	3.611
ODVXXE24	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.685	1.088	1.664	2.817	3.969
	To: PADM	t_{PHL}	0.602	0.869	1.242	1.952	2.616
ODVXXE24	From: EN	t_{ZH}	0.607	1.014	1.594	2.749	3.898
	To: PADM	t_{ZL}	0.627	0.896	1.271	1.982	2.645

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPF 0.35 micron CMOS Pad Library

Tristate Timing


Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Delay (ns) From To		Parameter	Cell						
			ODVXXE01	ODVXXE02	ODVXXE04	ODVXXE08	ODVXXE12	ODVXXE16	ODVXXE24
EN	PADM	t_{HZ}	0.613	0.504	0.630	0.403	0.381	0.433	0.433
		t_{LZ}	0.234	0.198	0.266	0.479	0.523	0.566	0.626

AMI350XXPF 0.35 micron CMOS Pad Library

Description

ODVXXNxx is a family of 1 to 24 mA, non-inverting, LVTTTL-level, output buffer pieces with N-channel, open-drains (pull-down).

Logic Symbol	Truth Table						
	<table> <tr> <th>A</th><th>PADM</th></tr> <tr> <td>L</td><td>L</td></tr> <tr> <td>H</td><td>Z</td></tr> </table> Z = High Impedance	A	PADM	L	L	H	Z
A	PADM						
L	L						
H	Z						

HDL Syntax

Verilog ODVXXNxx inst_name (PADM, A);
VHDL..... inst_name: ODVXXNxx port map (PADM, A);

Pin Loading

Pin Name	Load						
	ODVXXN01	ODVXXN02	ODVXXN04	ODVXXN08	ODVXXN12	ODVXXN16	ODVXXN24
A (eq-load)	4.8	4.8	4.8	7.3	7.3	10.2	10.2
PADM (pF)	4.99	5.00	5.00	5.00	5.00	5.00	5.00

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODVXXN01	1	98.533	201.3
ODVXXN02	2	98.533	204.2
ODVXXN04	4	98.533	210.1
ODVXXN08	8	100.741	221.5
ODVXXN12	12	100.741	233.1
ODVXXN16	16	102.950	244.8
ODVXXN24	24	102.950	261.2

a. See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Cell	Capacitive Load (pF)			15	25	35	50	75 (max)
	From: A	To: PADM	t_{ZL}					
ODVXXN01				3.155	4.821	6.488	8.988	13.155
ODVXXN02	Capacitive Load (pF)			15	50	75	100	150 (max)
	From: A	To: PADM	t_{ZL}	1.681	4.598	6.682	8.766	12.934
ODVXXN04	Capacitive Load (pF)			15	50	100	200	300 (max)
	From: A	To: PADM	t_{ZL}	0.996	2.456	4.541	8.712	12.883
ODVXXN08	Capacitive Load (pF)			15	50	100	200	300 (max)
	From: A	To: PADM	t_{ZL}	0.566	1.284	2.309	4.359	6.409
ODVXXN12	Capacitive Load (pF)			15	50	100	200	300 (max)
	From: A	To: PADM	t_{ZL}	0.490	0.976	1.666	3.033	4.381
ODVXXN16	Capacitive Load (pF)			15	50	100	200	300 (max)
	From: A	To: PADM	t_{ZL}	0.399	0.769	1.293	2.326	3.340
ODVXXN24	Capacitive Load (pF)			15	50	100	200	300 (max)
	From: A	To: PADM	t_{ZL}	0.361	0.641	1.003	1.693	2.375

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing


Conditions: $T_J = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Delay (ns)		Parameter	Cell						
From	To		ODVXXN01	ODVXXN02	ODVXXN04	ODVXXN08	ODVXXN12	ODVXXN16	ODVXXN24
A	PADM	t_{HZ}	0.139	0.171	0.240	0.218	0.282	0.262	0.320

AMI350XXPF 0.35 micron CMOS Pad Library

Description

ODVXXXxx is a family of 1 to 24 mA, non-inverting, LVTTTL-level output buffer pieces.

Logic Symbol	Truth Table						
	<table> <tr> <th>A</th><th>PADM</th></tr> <tr> <td>L</td><td>L</td></tr> <tr> <td>H</td><td>H</td></tr> </table>	A	PADM	L	L	H	H
A	PADM						
L	L						
H	H						

HDL Syntax

Verilog ODVXXXxx inst_name (PADM, A);

VHDL..... inst_name: ODVXXXxx port map (PADM, A);

Pin Loading

Pin Name	Load						
	ODVXXX01	ODVXXX02	ODVXXX04	ODVXXX08	ODVXXX12	ODVXXX16	ODVXXX24
A (eq-load)	4.6	4.6	7.4	10.1	10.1	10.1	10.1

Power Characteristics

Cell	Output Drive (mA)	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
ODVXXX01	1	98.533	206.8
ODVXXX02	2	98.533	213.2
ODVXXX04	4	100.741	224.9
ODVXXX08	8	102.950	249.5
ODVXXX12	12	102.950	273.4
ODVXXX16	16	102.950	296.7
ODVXXX24	24	102.950	313.1

a. See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


ODVXXX01	Capacitive Load (pF)		15	25	35	50	75 (max)
	From: A	t_{PLH}	3.528	5.360	7.193	9.941	14.523
ODVXXX02	To: PADM	t_{PHL}	3.267	4.932	6.596	9.092	13.253
	Capacitive Load (pF)		15	50	75	100	150 (max)
ODVXXX04	From: A	t_{PLH}	1.876	5.059	7.333	9.607	14.155
	To: PADM	t_{PHL}	1.836	4.752	6.834	8.917	13.082
ODVXXX08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	1.011	2.600	4.870	9.411	13.952
ODVXXX12	To: PADM	t_{PHL}	1.019	2.477	4.561	8.727	12.893
	Capacitive Load (pF)		15	50	100	200	300 (max)
ODVXXX16	From: A	t_{PLH}	0.621	1.417	2.556	4.832	7.108
	To: PADM	t_{PHL}	0.642	1.364	2.394	4.447	6.490
ODVXXX24	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.542	1.070	1.824	3.332	4.840
ODVXXX24	To: PADM	t_{PHL}	0.602	1.092	1.786	3.155	4.497
	Capacitive Load (pF)		15	50	100	200	300 (max)
ODVXXX24	From: A	t_{PLH}	0.529	0.931	1.506	2.655	3.803
	To: PADM	t_{PHL}	0.612	0.995	1.534	2.579	3.581
ODVXXX24	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	t_{PLH}	0.575	0.973	1.543	2.691	3.849
ODVXXX24	To: PADM	t_{PHL}	0.567	0.843	1.224	1.942	2.602

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350XXPF 0.35 micron CMOS Pad Library

Description

PLD3 is an active pull-down buffer piece.

Logic Symbol	Truth Table	Pin Loading
	N/A	N/A

HDL Syntax

Verilog PLD3 *inst_name* (PADM);

VHDL..... *inst_name*: PLD3 port map (PADM);

Power Characteristics


Parameter	Value	Units
Static I_{DD} ($T_J = 85^{\circ}C$)	2.598	nA
EQL_{pd}	196.9	Eq-load

See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Description

PLDC is a 5-volt capable (cascode-gate) active pull-down buffer piece.

Logic Symbol	Truth Table	Pin Loading
	N/A	N/A

HDL Syntax

Verilog PLDC *inst_name* (PADM);

VHDL..... *inst_name*: PLDC port map (PADM);

Power Characteristics


Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	0.448	nA
EQL_{pd}	175.9	Eq-load

See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Description

PLDT is a 5-volt tolerant active pull-down buffer piece.

Logic Symbol	Truth Table	Pin Loading
	N/A	N/A

HDL Syntax

Verilog PLDT *inst_name* (PADM);

VHDL..... *inst_name*: PLDT port map (PADM);

Power Characteristics


Parameter	Value	Units
Static I_{DD} ($T_J = 85^{\circ}C$)	0.453	nA
EQL_{pd}	176.0	Eq-load

See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Description

PLP3 is a programmable pull-up/pull-down buffer piece.

Logic Symbol	Truth Table	Pin Loading																					
PLP3 	<table><tr><th>MA</th><th>MB</th><th>PADM Function</th></tr><tr><td>L</td><td>L</td><td>Pull-down</td></tr><tr><td>H</td><td>H</td><td>Pull-up</td></tr><tr><td>H</td><td>L</td><td>Tristate</td></tr><tr><td>L</td><td>H</td><td>Tristate</td></tr></table>	MA	MB	PADM Function	L	L	Pull-down	H	H	Pull-up	H	L	Tristate	L	H	Tristate	<table><tr><th></th><th>Load</th></tr><tr><td>MA</td><td>2.0 eqI</td></tr><tr><td>MB</td><td>2.7 eqI</td></tr></table>		Load	MA	2.0 eqI	MB	2.7 eqI
MA	MB	PADM Function																					
L	L	Pull-down																					
H	H	Pull-up																					
H	L	Tristate																					
L	H	Tristate																					
	Load																						
MA	2.0 eqI																						
MB	2.7 eqI																						

HDL Syntax

Verilog PLP3 *inst_name* (PADM, MA, MB);

VHDL..... *inst_name*: PLP3 port map (PADM, MA, MB);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	2.598	nA
EQL_{pd}	193.1	Eq-load

See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Description

PLPT is a programmable pull-up/pull-down buffer piece for use in 5 volt tolerant applications.

Logic Symbol	Truth Table	Pin Loading																					
PLP3	<table><tr><th>MA</th><th>MB</th><th>PADM Function</th></tr><tr><td>L</td><td>L</td><td>Pull-down</td></tr><tr><td>H</td><td>H</td><td>Pull-up</td></tr><tr><td>H</td><td>L</td><td>Tristate</td></tr><tr><td>L</td><td>H</td><td>Tristate</td></tr></table>	MA	MB	PADM Function	L	L	Pull-down	H	H	Pull-up	H	L	Tristate	L	H	Tristate	<table><tr><th></th><th>Load</th></tr><tr><td>MA</td><td>1.6 eqI</td></tr><tr><td>MB</td><td>1.3 eqI</td></tr></table>		Load	MA	1.6 eqI	MB	1.3 eqI
MA	MB	PADM Function																					
L	L	Pull-down																					
H	H	Pull-up																					
H	L	Tristate																					
L	H	Tristate																					
	Load																						
MA	1.6 eqI																						
MB	1.3 eqI																						

HDL Syntax

Verilog PLPT *inst_name* (PADM, MA, MB);
VHDL..... *inst_name*: PLPT port map (PADM, MA, MB);

Power Characteristics


Parameter	Value	Units
Static I_{DD} ($T_J = 85^{\circ}C$)	2.053	nA
EQL_{pd}	182.9	Eq-load

See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Description

PLU3 is an active pull-up buffer piece.

Logic Symbol	Truth Table	Pin Loading
PLU3 	N/A	N/A

HDL Syntax

Verilog PLU3 *inst_name* (PADM);

VHDL..... *inst_name*: PLU3 port map (PADM);

Power Characteristics


Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	2.598	nA
EQL_{pd}	196.7	Eq-load

See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Description

PLUC is a 5-volt capable (cascode-gate) active pull-up buffer piece.

Logic Symbol	Truth Table	Pin Loading
PLUC 	N/A	N/A

HDL Syntax

Verilog PLUC *inst_name* (PADM);
VHDL..... *inst_name*: PLUC port map (PADM);

Power Characteristics


Parameter	Value	Units
Static I_{DD} ($T_J = 85^{\circ}C$)	0.709	nA
EQL_{pd}	171.9	Eq-load

See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Description

PLUT is a 5-volt tolerant active pull-up buffer piece.

Logic Symbol	Truth Table	Pin Loading
PLUT 	N/A	N/A

HDL Syntax

Verilog PLUT *inst_name* (PADM);

VHDL..... *inst_name*: PLUT port map (PADM);

Power Characteristics


Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	0.709	nA
EQL_{pd}	171.9	Eq-load

See page 2-13 for power equation.

AMI350XXPF 0.35 micron CMOS Pad Library

Description

PWRPAD is a generic power pad used to define the connection of a chip power pin to logical buses in the device. For more information on power and ground buses, as well as PWRPAD usage see "Interconnect Load Estimation" on page 2-15.



PWRPAD has the following parameters:

- LVDD: this parameter receives a string value that defines the name of the power supply that PWRPAD drives.
- CONTACT: this parameter receives a string value that defines the logical buses that PWRPAD connects to.

Verilog Syntax

```
defparam SUPPLY_5V.LVDD = "PAD_5V",
        SUPPLY_5V.CONTACT = "IPWR,OPWR1";
PWRPAD SUPPLY_5V (.PADM(VDD_5V));
```

VHDL syntax

```
SUPPLY_5V : PWRPAD generic map (LVDD => "PAD_5V", CONTACT => "IPWR,OPWR1")
    port map (PADM => VDD_5V);
```

Bolt syntax

```
PWRPAD/SUPPLY_5V VDD_5V (LVDD='PAD_5V' CONTACT="IPWR,OPWR1");
```


where:

- SUPPLY_5V is the instance name for PWRPAD
- PAD_5V is the name of the supply
- IPWR, OPWR1 are logical buses
- VDD_5V is the chip port name
- SS1 is the chip port name

AMI350XXPF 0.35 micron CMOS Pad Library

Description

GNDPAD is a generic ground pad used to define the connection of a chip ground pin to logical buses in the device. For more information on power and ground buses, as well as GNDPAD usage see "Interconnect Load Estimation" on page 2-15.



GNDPAD has the following parameters:

- LVSS: this parameter receives a string value that defines the name of the ground that GNDPAD drives.
- CONTACT: this parameter receives a string value that defines the logical buses that GNDPAD connects to.

Verilog syntax

```
defparam GROUND1.LVSS = "VSS",
        GROUND1.CONTACT = "CGND,OGND";
GNDPAD GROUND1 (.PADM(VSS1));
```

VHDL syntax

```
GROUND1 : GNDPAD generic map (LVSS => "VSS", CONTACT => "CGND,OGND")
    port map (PADM => VSS1);
```

Bolt syntax

```
.GNDPAD/GROUND1 VSS1 (LVSS='VSS' CONTACT="CGND,OGND");
```

where:


- GROUND1 is the instance name for GNDPAD
- VSS is the name of the supply
- CGND,OGND are logical buses

VSS1 is the chip port name

AMI350XXPF 0.35 micron CMOS Pad Library

Description

SHFTOUT is a mixed voltage single output pad piece used for level-shifting from a 2.5V core to a 3.3V pad.

Logic Symbol	Truth Table	Pin Loading										
	<table><tr><th>A</th><th>QA</th></tr><tr><td>L</td><td>L</td></tr><tr><td>H</td><td>H</td></tr></table>	A	QA	L	L	H	H	<table><tr><th></th><th>Load</th></tr><tr><td>A</td><td>5.3</td></tr></table>		Load	A	5.3
A	QA											
L	L											
H	H											
	Load											
A	5.3											

HDL Syntax

Verilog SHFTOUT *inst_name* (QA, A);

VHDL..... *inst_name*: SHFTOUT port map (QA, A);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	8.904	nA
EQL_{pd}	10.5	eqI

Propagation Delays

*See note at beginning of section to compute total delay.


Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 2.5\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	6	12	17	23 (max)
A		QA	t_{PLH}	0.117	0.155	0.201	0.240	0.287
			t_{PHL}	0.094	0.128	0.163	0.191	0.228

AMI350XXPF 0.35 micron CMOS Pad Library

Description

SHFTOUTT is a mixed voltage dual output pad piece used for level-shifting from a 2.5V core to a 3.3V pad.

Logic Symbol	Truth Table	Pin Loading																										
	<table><tr><th>A</th><th>EN</th><th>QA</th><th>QEN</th></tr><tr><td>L</td><td>X</td><td>L</td><td>X</td></tr><tr><td>H</td><td>X</td><td>H</td><td>X</td></tr><tr><td>X</td><td>L</td><td>X</td><td>L</td></tr><tr><td>X</td><td>H</td><td>X</td><td>H</td></tr></table>	A	EN	QA	QEN	L	X	L	X	H	X	H	X	X	L	X	L	X	H	X	H	<table><tr><th></th><th>Load</th></tr><tr><td>A(eql)</td><td>4.1</td></tr><tr><td>EN(eql)</td><td>3.8</td></tr></table>		Load	A(eql)	4.1	EN(eql)	3.8
A	EN	QA	QEN																									
L	X	L	X																									
H	X	H	X																									
X	L	X	L																									
X	H	X	H																									
	Load																											
A(eql)	4.1																											
EN(eql)	3.8																											

HDL Syntax

Verilog SHFTOUTT *inst_name* (QA, QEN, A, EN);

VHDL..... *inst_name*: SHFTOUTT port map (QA, QEN, A, EN);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	8.905	nA
EQL_{pd}	12.0	eql

Propagation Delays

*See note at beginning of section to compute total delay.

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 2.5\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	3	6	10	13 (max)
A		QA	t_{PLH}	0.129	0.160	0.207	0.269	0.316
			t_{PHL}	0.193	0.265	0.370	0.505	0.604
EN		QEN	t_{PLH}	0.122	0.154	0.202	0.265	0.311
			t_{PHL}	0.187	0.262	0.366	0.497	0.591%Cr eated