

**0.35 Micron CMOS Pad Library**  
**Datasheets**  
**AMI350XXPF 3.3/5.0 Volt**  
**Section 4**



## AMI350XXPF 0.35 micron CMOS Pad Library

### Input Drive Pieces

Name	Description	Page
IDC1x	Family of inverting, CMOS-level input buffer pieces .....	4-1
IDC1C	Inverting 5 volt capable (cascode-gate), CMOS-level input buffer piece .....	4-2
IDC1T	Inverting 5 volt tolerant, CMOS-level input buffer piece .....	4-3
IDCR0	Non-buffered, resistive analog interface input piece with ESD protection .....	4-4
IDCSx	Family of non-inverting, CMOS-level Schmitt trigger input buffer pieces.....	4-5
IDCSC	5 volt cascoded-gate non-inverting, CMOS-level input buffer piece .....	4-6
IDCST	5 volt tolerant non-inverting, CMOS-level Schmitt trigger input buffer piece .....	4-7
IDCXx	Family of non-inverting, CMOS-level input buffer pieces.....	4-8
IDCXC	5 volt cascoded-gate non-inverting, CMOS-level input buffer piece .....	4-9
IDCXT	5 volt tolerant non-inverting, CMOS-level input buffer piece with voltage hysteresis .....	4-10
IDPXx	Family of non-inverting, PCI-level input buffer pieces.....	4-11
IDPXC	5 volt capable (cascode-gate) non-inverting, 33MHz PCI-level input buffer piece .....	4-12
IDPXT	5 volt tolerant non-inverting, 33MHz PCI-level input buffer piece .....	4-13
IDQC0	Non-buffered, resistive crystal oscillator input receiver piece with ESD protection .....	4-14
IDQC3	Crystal oscillator input receiver pad piece with a non-inverting, CMOS-level input.....	4-15
IDQCT	5-Volt tolerant crystal oscillator input pad piece with a non-inverting, CMOS-level input.....	4-17
IDQS3	Crystal oscillator, Schmitt trigger input receiver pad piece .....	4-19
IDQST	5-Volt tolerant crystal oscillator, Schmitt trigger input receiver pad piece .....	4-21
IDSS3	Non-inverting, SCSI-level Schmitt trigger input buffer piece with voltage hysteresis.....	4-23
IDVSx	Family of non-inverting, LVTTL-level Schmitt input buffer pieces.....	4-24
IDVSC	5-volt capable (cascode-gate) non-inverting, LVTTL-level Schmitt input buffer piece.....	4-25
IDVST	5 volt tolerant non-inverting, LVTTL-level Schmitt input buffer piece.....	4-26
IDVXx	Family of non-inverting, LVTTL-level input buffer pieces.....	4-27
IDVXC	5-Volt capable (cascode-gate) non-inverting, LVTTL-level input buffer piece .....	4-28
IDVXT	5-volt tolerant non-inverting, LVTTL-level input buffer piece .....	4-29

### Pull Pieces

PLD3	Active pull-down buffer piece .....	4-92
PLDC	5-Volt capable (cascode-gate) active pull-down buffer piece .....	4-93
PLDT	5-Volt tolerant active pull-down buffer piece .....	4-94
PLP3	programmable pull-up/pull-down buffer piece .....	4-95
PLPT	Programmable pull-up/pull-down buffer piece for use in 5 volt tolerant applications .....	4-96
PLU3	Active pull-up buffer piece .....	4-97
PLUC	5-Volt capable (cascode-gate) active pull-up buffer piece .....	4-98
PLUT	5-Volt Family tolerant active pull-up buffer piece .....	4-99

# Pad Selection Guide



## AMI350XXPF 0.35 micron CMOS Pad Library

### Output Drive Pieces

Name	Description	Page
ODCHXExx	Family of 8 to 24 mA, non-inverting, CMOS-level, tristate output pieces with active low enable outputs .....	4-30
ODCHXXXxx	Family of 8 to 24 mA, non-inverting, CMOS-level output pieces .....	4-32
ODCSCExx	Family of 4 to 12 mA,5-Volt capable (cascode-gate), non-inverting, CMOS-level, tristate output pieces with active low enables and controlled slew rate outputs .....	4-34
ODCSCXxx	Family of 4 to 12 mA, non-inverting, CMOS-level, output pieces w/slew rate outputs.....	4-36
ODCSIPxx	Family of 4 to 16 mA, inverting, CMOS-level output pieces with P-channel open-drains (pull-up) and controlled slew rate outputs .....	4-38
ODCSTExx	Family of 4 to 8 mA,5-Volt tolerant, non-inverting, CMOS-level, tristate output pieces with active low enables and controlled slew rate outputs.....	4-40
ODCSXExx	Family of 4 to 24 mA, non-inverting, CMOS-level, tristate output pieces with active low enables and controlled slew rate outputs .....	4-42
ODCSXXXxx	Family of 4 to 24 mA, non-inverting, CMOS-level, output pieces w/slew rate outputs.....	4-44
ODCXCExx	Family of 1 to 12 mA, 5-volt capable (cascode-gate), non-inverting, CMOS-level, tristate output pieces with active low enables.....	4-46
ODCXCXxx	Family of 1 to 12 mA, 5-volt capable (cascode-gate), non-inverting, CMOS-level output pieces .....	4-49
ODCXIPxx	Family of 1 to 16 mA, inverting, CMOS-level, output pieces w/P-channel, open-drains (pull-up).....	4-51
ODCXTExx	Family of 1 to 8 mA 5-volt tolerant, non-inverting, CMOS-level, tristate w/active low enables.....	4-53
ODCXXExx	Family of 1 to 24 mA, non-inverting, CMOS-level, tristate output w/active low enables .....	4-55
ODCXXXxx	Family of 1 to 24 mA, non-inverting, CMOS-level output pieces .....	4-58
ODPHTE66	High performance, 33 and 66MHz PCI, non-inverting, tristate w/slew rate output .....	4-60
ODPHXE66	High performance, 33 and 66MHz PCI, non-inverting, tristate w/ slew rate output .....	4-61
ODVHTE08	8 mA, 5 volt tolerant , high performance, non-inverting, LVTTL-level, tristate output pieces with active low enable outputs.....	4-69
ODVHXExx	Family of 8 to 24 mA, non-inverting. TTL-level, tristate output pieces -active low enable .....	4-71
ODVHXXXxx	Family of 4 to 24 mA, non-inverting, LVTTL-level, output buffer pieces .....	4-71
ODVSTExx	Family of 4 to 8 mA, 5 volt tolerant, non-inverting, LVTTL-level, tristate output pieces with active low enables and controlled slew rate outputs.....	4-75
ODVXTExx	Family of 1 to 8 mA, 5-volt tolerant, non-inverting, LVTTL-level, tristate output pieces with active low enable .....	4-77
ODVSXExx	Family of 4 to 24 mA, non-inverting, LVTTL-level, tristate output pieces with active low enables and controlled slew rate outputs .....	4-79
ODVSXNxx	Family of 4 to 24 mA, non-inverting, LVTTL-level, output pieces with N-channel open-drains (pull-down) and controlled slew rate outputs .....	4-81
ODVSSXXXxx	Family of 4 to 24 mA, non-inverting, LVTTL-level, output pieces w/slew rate outputs.....	4-83
ODVXXExx	Family of 1 to 24 mA, non-inverting, LVTTL-level, tristate output pieces w/active low enables .....	4-85
ODVXXNxx	Family of 1 to 24 mA, non-inverting, LVTTL-level, output pieces with N-channel, open-drains (pull-down) .....	4-88
ODVXXXXxx	Family of 1 to 24 mA, non-inverting, LVTTL-level output pieces .....	4-90



# Pad Selection Guide

## AMI350XXPF 0.35 micron CMOS Pad Library

### Power Pad Cells

Name	Description	Page
PWRPAD	Generic power pad .....	4-100
GNDPAD	Generic ground pad .....	4-101

### Special Pad Cells

ODQFE01M	Fundamental mode, enabled crystal oscillator output for frequency range of 32 kHz - 1 MHz .....	4-62
ODQFE20M	Fundamental mode, enabled crystal oscillator output for frequency range of 1 MHz - 20 MHz .....	4-64
ODQTE60M	Third-overtone mode, enabled crystal oscillator output for frequency range of 20 - 60 MHz .....	4-66
ODQXXX00	Non-buffered, resistive analog crystal oscillator output pad piece with ESD protection .....	4-68
SHFTOUT	Power-on-reset .....	4-102
SHFTOUTT	Power-on-reset .....	4-103



# **DATASHEETS**



## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

IDCIx is a family of inverting, CMOS-level input buffer pieces.

Logic Symbol	Truth Table						
	<table border="1"> <tr> <td style="text-align: center;">PADM</td> <td style="text-align: center;">QC</td> </tr> <tr> <td style="text-align: center;">L</td> <td style="text-align: center;">H</td> </tr> <tr> <td style="text-align: center;">H</td> <td style="text-align: center;">L</td> </tr> </table>	PADM	QC	L	H	H	L
PADM	QC						
L	H						
H	L						

### HDL Syntax

Verilog ..... IDCIx *inst\_name* (QC, PADM);

VHDL ..... *inst\_name*: IDCIx port map (QC, PADM);

### Pin Loading

Pin Name	Load	
	IDCI3	IDCI6
PADM (pF)	4.99	4.99

### Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$EQL_{pd}$ (Eq-load)
IDCI3	1.0	4.722	10.4
IDCI6	1.0	8.179	16.4

a. See page 2-13 for power equation.

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process


	Number of Equivalent Loads		1	10	21	32	42 (max)
	From: PADM	$t_{PLH}$	0.400	0.493	0.578	0.655	0.736
IDCI3	To: QC	$t_{PHL}$	0.456	0.544	0.621	0.683	0.742
	Number of Equivalent Loads		1	20	40	60	80 (max)
IDCI6	From: PADM	$t_{PLH}$	0.440	0.519	0.589	0.662	0.739
	To: QC	$t_{PHL}$	0.482	0.592	0.666	0.720	0.763

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

IDCIC is an inverting 5 volt capable (cascode-gate), CMOS-level input buffer piece.

Logic Symbol	Truth Table	Pin Loading								
	<table border="1"><thead><tr><th>PADM</th><th>QC</th></tr></thead><tbody><tr><td>L</td><td>H</td></tr><tr><td>H</td><td>L</td></tr></tbody></table>	PADM	QC	L	H	H	L	<table border="1"><thead><tr><th>Load</th></tr></thead><tbody><tr><td>4.99 pF</td></tr></tbody></table>	Load	4.99 pF
PADM	QC									
L	H									
H	L									
Load										
4.99 pF										

### HDL Syntax

Verilog ..... IDCIC *inst\_name* (QC, PADM);

VHDL ..... *inst\_name*: IDCIC port map (QC, PADM);

### Power Characteristics

Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ C$ )	10.120	nA
$EQL_{pd}$	26.7	Eq-load

See page 2-13 for power equation.

### Propagation Delays

Conditions:  $T_J = 25^\circ C$ ,  $V_{DD} = 3.3V$ , Typical Process

From	To	Parameter	Number of Equivalent Loads				
			1	20	40	60	80 (max)
PADM	QC	$t_{PLH}$	1.099	1.160	1.228	1.300	1.376
		$t_{PHL}$	0.835	0.949	1.045	1.120	1.179

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

IDCIT is an inverting 5 volt tolerant, CMOS-level input buffer piece.

Logic Symbol	Truth Table	Pin Loading										
	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>PADM</th> <th>QC</th> </tr> <tr> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> </tr> </table>	PADM	QC	L	H	H	L	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>PADM</th> <th>Load</th> </tr> <tr> <td></td> <td>4.99 pF</td> </tr> </table>	PADM	Load		4.99 pF
PADM	QC											
L	H											
H	L											
PADM	Load											
	4.99 pF											

### HDL Syntax

Verilog ..... IDCIT *inst\_name* (QC, PADM);

VHDL..... *inst\_name*: IDCIT port map (QC, PADM);

### Power Characteristics

Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ )	11.206	nA
$EQL_{pd}$	27.3	Eq-load

See page 2-13 for power equation.

### Propagation Delays


Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

From	To	Parameter	Number of Equivalent Loads				
			1	20	40	60	80 (max)
PADM	QC	$t_{PLH}$	0.574	0.648	0.720	0.797	0.884
		$t_{PHL}$	0.543	0.651	0.724	0.777	0.819

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

IDCR0 is a non-buffered, resistive analog interface input piece with ESD protection.

Logic Symbol	Truth Table	Pin Loading										
	<table border="1"><thead><tr><th>PADM</th><th>QC</th></tr></thead><tbody><tr><td>L</td><td>L</td></tr><tr><td>H</td><td>H</td></tr></tbody></table>	PADM	QC	L	L	H	H	<table border="1"><thead><tr><th>Padm</th><th>Load</th></tr></thead><tbody><tr><td></td><td>4.99 pF</td></tr></tbody></table>	Padm	Load		4.99 pF
PADM	QC											
L	L											
H	H											
Padm	Load											
	4.99 pF											

### HDL Syntax

Verilog ..... IDCR0 *inst\_name* (QC, PADM);

VHDL..... *inst\_name*: IDCR0 port map (QC, PADM);

### Power Characteristics

Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ C$ )	0.088	nA
$EQL_{pd}$	1.6	Eq-load

See page 2-13 for power equation.

Note: This special purpose, "resistive input" pad is not intended for use as a general input pad.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

IDCSx is a family of non-inverting, CMOS-level Schmitt trigger input buffer pieces.

Logic Symbol	Truth Table						
	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td style="text-align: center;">PADM</td> <td style="text-align: center;">QC</td> </tr> <tr> <td style="text-align: center;">L</td> <td style="text-align: center;">H</td> </tr> <tr> <td style="text-align: center;">H</td> <td style="text-align: center;">L</td> </tr> </table>	PADM	QC	L	H	H	L
PADM	QC						
L	H						
H	L						

### HDL Syntax

Verilog ..... IDCSx *inst\_name* (QC, PADM);

VHDL ..... *inst\_name*: IDCSx port map (QC, PADM);

### Pin Loading

Pin Name	Load	
	IDCS3	IDCS6
PADM (pF)	4.99	4.99

### Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA)	$EOL_{pd}$ (Eq-load)
IDCS3	1.0	4.483	14.2
IDCS6	1.0	7.076	18.8

a. See page 2-13 for power equation.

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ C$ ,  $V_{DD} = 3.3V$ , Typical Process

	Number of Equivalent Loads		1	10	21	32	42 (max)
	From: PADM	$t_{PLH}$	0.920	1.007	1.107	1.199	1.276
IDCS3	To: QC	$t_{PHL}$	0.831	0.931	1.035	1.120	1.180
	Number of Equivalent Loads		1	20	40	60	80 (max)
IDCS6	From: PADM	$t_{PLH}$	1.214	1.337	1.420	1.481	1.530
	To: QC	$t_{PHL}$	1.018	1.151	1.254	1.352	1.450

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

IDCSC is a 5 volt cascoded-gate non-inverting, CMOS-level input buffer piece.

Logic Symbol	Truth Table	Pin Loading										
	<table border="1"> <thead> <tr> <th>PADM</th> <th>QC</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </tbody> </table>	PADM	QC	L	L	H	H	<table border="1"> <thead> <tr> <th>Padm</th> <th>Load</th> </tr> </thead> <tbody> <tr> <td>4.99 pF</td> <td></td> </tr> </tbody> </table>	Padm	Load	4.99 pF	
PADM	QC											
L	L											
H	H											
Padm	Load											
4.99 pF												

### HDL Syntax

Verilog ..... IDCSC *inst\_name* (QC, PADM);

VHDL ..... *inst\_name*: IDCSC port map (QC, PADM);

### Power Characteristics

Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ )	11.849	nA
$EQL_{pd}$	34.4	Eq-load

See page 2-13 for power equation.

### Propagation Delays

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process


From	To	Parameter	Number of Equivalent Loads				
			1	20	40	60	80 (max)
PADM	QC	$t_{PLH}$	0.906	1.013	1.083	1.138	1.184
		$t_{PHL}$	1.048	1.138	1.198	1.243	1.278

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

IDCST is a 5 volt tolerant non-inverting, CMOS Schmitt trigger input buffer piece with voltage hysteresis.

Logic Symbol	Truth Table	Pin Loading										
	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>PADM</th> <th>QC</th> </tr> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </table>	PADM	QC	L	L	H	H	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td></td> <td style="text-align: center;">Load</td> </tr> <tr> <td>PADM</td> <td style="text-align: center;">4.99 pF</td> </tr> </table>		Load	PADM	4.99 pF
PADM	QC											
L	L											
H	H											
	Load											
PADM	4.99 pF											

### HDL Syntax

Verilog ..... IDCST *inst\_name* (QC, PADM);

VHDL..... *inst\_name*: IDCST port map (QC, PADM);

### Power Characteristics

Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ )	9.476	nA
$EQL_{pd}$	23.4	Eq-load

See page 2-13 for power equation.

### Propagation Delays

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process


From	To	Parameter	Number of Equivalent Loads				
			1	20	40	60	80 (max)
PADM	QC	$t_{PLH}$	1.570	1.700	1.776	1.838	1.906
		$t_{PHL}$	1.812	1.893	1.957	2.004	2.039

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

IDCXx is a family of non-inverting, CMOS-level input buffer pieces.

Logic Symbol	Truth Table						
	<table border="1"><thead><tr><th>PADM</th><th>QC</th></tr></thead><tbody><tr><td>L</td><td>L</td></tr><tr><td>H</td><td>H</td></tr></tbody></table>	PADM	QC	L	L	H	H
PADM	QC						
L	L						
H	H						

### HDL Syntax

Verilog ..... IDCXx *inst\_name* (QC, PADM);

VHDL..... *inst\_name*: IDCXx port map (QC, PADM);

### Pin Loading

Pin Name	Load	
	IDCX3	IDCX6
PADM (pF)	4.99	4.99

### Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA)	$EQL_{pd}$ (Eq-load)
IDCX3	1.0	3.858	8.4
IDCX6	1.0	7.555	14.7

a. See page 2-13 for power equation.

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ C$ ,  $V_{DD} = 3.3V$ , Typical Process

	Number of Equivalent Loads		1	10	21	32	42 (max)
	From: PADM	$t_{PLH}$	0.382	0.502	0.602	0.680	0.758
IDCX3	To: QC	$t_{PHL}$	0.332	0.460	0.555	0.631	0.691
IDCX6	Number of Equivalent Loads		1	20	40	60	80 (max)
	From: PADM	$t_{PLH}$	0.364	0.475	0.566	0.646	0.719
	To: QC	$t_{PHL}$	0.310	0.430	0.514	0.587	0.653

Delay will vary with input conditions. See page 2-15 for interconnect estimates

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

IDCXC is a 5 volt cascoded-gate non-inverting, CMOS-level input buffer piece.

Logic Symbol	Truth Table	Pin Loading										
	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>PADM</th> <th>QC</th> </tr> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </table>	PADM	QC	L	L	H	H	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td></td> <td style="text-align: center;">Load</td> </tr> <tr> <td>PADM</td> <td style="text-align: center;">4.99 pF</td> </tr> </table>		Load	PADM	4.99 pF
PADM	QC											
L	L											
H	H											
	Load											
PADM	4.99 pF											

### HDL Syntax

Verilog ..... IDCXC *inst\_name* (QC, PADM);

VHDL..... *inst\_name*: IDCXC port map (QC, PADM);

### Power Characteristics

Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ )	11.849	nA
$EQL_{pd}$	30.0	Eq-load

See page 2-13 for power equation.

### Propagation Delays

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process


From	Delay (ns) To	Parameter	Number of Equivalent Loads				
			1	20	40	60	80 (max)
PADM	QC	$t_{PLH}$ $t_{PHL}$	0.870 1.109	1.004 1.170	1.073 1.221	1.126 1.284	1.171 1.360

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

IDCXT is a 5 volt tolerant non-inverting, CMOS-level input buffer piece.

Logic Symbol	Truth Table	Pin Loading								
	<table border="1"><thead><tr><th>PADM</th><th>QC</th></tr></thead><tbody><tr><td>L</td><td>L</td></tr><tr><td>H</td><td>H</td></tr></tbody></table>	PADM	QC	L	L	H	H	<table border="1"><thead><tr><th>Load</th></tr></thead><tbody><tr><td>4.99 pF</td></tr></tbody></table>	Load	4.99 pF
PADM	QC									
L	L									
H	H									
Load										
4.99 pF										

### HDL Syntax

Verilog ..... IDCXT *inst\_name* (QC, PADM);

VHDL ..... *inst\_name*: IDCXT port map (QC, PADM);

### Power Characteristics

Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ )	9.477	nA
$EQL_{pd}$	23.7	Eq-load

See page 2-13 for power equation.

### Propagation Delays

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

From	To	Parameter	Number of Equivalent Loads				
			1	20	40	60	80 (max)
PADM	QC	$t_{PLH}$	0.545	0.677	0.766	0.831	0.882
		$t_{PHL}$	0.508	0.642	0.732	0.797	0.849

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

IDPXx is a family of non-inverting, PCI-level input buffer pieces. IDPXx is intended to be used in conjunction with the 33MHz PCI ODPSXE33 piece whereas IDPX6 is intended to be used with the 66MHz PCI ODPHXE66 piece.

Logic Symbol	Truth Table						
	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th style="text-align: center;">PADM</th> <th style="text-align: center;">QC</th> </tr> <tr> <td style="text-align: center;">L</td> <td style="text-align: center;">L</td> </tr> <tr> <td style="text-align: center;">H</td> <td style="text-align: center;">H</td> </tr> </table>	PADM	QC	L	L	H	H
PADM	QC						
L	L						
H	H						

### HDL Syntax

Verilog ..... IDPXx *inst\_name* (QC, PADM);

VHDL..... *inst\_name*: IDPXx port map (QC, PADM);

### Pin Loading

Pin Name	Load	
	IDPX3	IDPX6
PADM (pF)	4.99	4.99

### Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static I <sub>DD</sub> (T <sub>J</sub> = 85°C) (nA)	EQL <sub>pd</sub> (Eq-load)
IDPX3	1.0	3.618	9.0
IDPX6	1.0	7.107	15.2

a. See page 2-13 for power equation.

### Propagation Delays (ns)

Conditions: T<sub>J</sub> = 25°C, V<sub>DD</sub> = 3.3V, Typical Process

	Number of Equivalent Loads		1	10	21	32	42 (max)
	From: PADM	t <sub>PLH</sub>	0.396	0.520	0.623	0.703	0.780
IDPX3	To: QC	t <sub>PHL</sub>	0.337	0.435	0.512	0.586	0.646
	Number of Equivalent Loads		20	40	60	80 (max)	
IDPX6	From: PADM	t <sub>PLH</sub>	0.366	0.451	0.533	0.615	0.698
	To: QC	t <sub>PHL</sub>	0.342	0.445	0.515	0.578	0.642

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

IDPXC is a 5 volt capable (cascode-gate) non-inverting, 33MHz PCI-level input buffer piece to be used in conjunction with 33MHz PCI ODPSC33 piece.

Logic Symbol	Truth Table	Pin Loading								
	<table border="1"> <thead> <tr> <th>PADM</th> <th>QC</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </tbody> </table>	PADM	QC	L	L	H	H	<table border="1"> <thead> <tr> <th>Load</th> </tr> </thead> <tbody> <tr> <td>4.99 pF</td> </tr> </tbody> </table>	Load	4.99 pF
PADM	QC									
L	L									
H	H									
Load										
4.99 pF										

### HDL Syntax

Verilog ..... IDPXC *inst\_name* (QC, PADM);  
VHDL..... *inst\_name*: IDPXC port map (QC, PADM);

### Power Characteristics

Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ C$ )	9.477	nA
$EQL_{pd}$	25.1	Eq-load

See page 2-13 for power equation.

### Propagation Delays

Conditions:  $T_J = 25^\circ C$ ,  $V_{DD} = 3.3V$ , Typical Process


From	To	Parameter	Number of Equivalent Loads				
			1	20	40	60	80 (max)
PADM	QC	$t_{PLH}$ $t_{PHL}$	0.449 0.490	0.618 0.603	0.696 0.679	0.755 0.735	0.820 0.779

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

IDPXT is a 5 volt tolerant non-inverting, 33MHz PCI-level input buffer piece to be used in conjunction with 33MHz PCI ODPHTE66 piece

Logic Symbol	Truth Table	Pin Loading								
	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td style="padding: 2px;">PADM</td> <td style="padding: 2px;">QC</td> </tr> <tr> <td style="padding: 2px;">L</td> <td style="padding: 2px;">L</td> </tr> <tr> <td style="padding: 2px;">H</td> <td style="padding: 2px;">H</td> </tr> </table>	PADM	QC	L	L	H	H	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td style="padding: 2px;">Load</td> </tr> <tr> <td style="padding: 2px;">4.99 pF</td> </tr> </table>	Load	4.99 pF
PADM	QC									
L	L									
H	H									
Load										
4.99 pF										

### HDL Syntax

Verilog ..... IDPXT *inst\_name* (QC, PADM);

VHDL..... *inst\_name*: IDPXT port map (QC, PADM);

### Power Characteristics

Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ )	9.477	nA
EQL <sub>pd</sub>	25.1	Eq-load

See page 2-13 for power equation.

### Propagation Delays

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process


From	To	Parameter	Number of Equivalent Loads				
			1	20	40	60	80 (max)
PADM	QC	$t_{PLH}$ $t_{PHL}$	0.459 0.506	0.612 0.612	0.682 0.682	0.751 0.736	0.825 0.781

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

IDQC0 is a non-buffered, resistive crystal oscillator input receiver piece with ESD protection.

Logic Symbol	Truth Table	Pin Loading										
	<table border="1"><thead><tr><th>PADM</th><th>QO</th></tr></thead><tbody><tr><td>L</td><td>L</td></tr><tr><td>H</td><td>H</td></tr></tbody></table>	PADM	QO	L	L	H	H	<table border="1"><thead><tr><th>Pad</th><th>Load</th></tr></thead><tbody><tr><td>PADM</td><td>4.99 pF</td></tr></tbody></table>	Pad	Load	PADM	4.99 pF
PADM	QO											
L	L											
H	H											
Pad	Load											
PADM	4.99 pF											

### HDL Syntax

Verilog ..... IDQC0 *inst\_name* (QO, PADM);

VHDL..... *inst\_name*: IDQC0 port map (QO, PADM);

### Power Characteristics

Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ C$ )	0.088	nA
$EQL_{pd}$	1.6	Eq-load

See page 2-13 for power equation.

### Design Notes:

The IDQC0 cell is for backward compatibility with existing oscillator methodologies.

**AMI350XXPF 0.35 micron CMOS Pad Library**
**Description**

IDQC3 is a crystal oscillator input receiver pad piece with a non-inverting, CMOS clock input. QO is the output to either the ODQFE20M or the ODQTE60M. PADM is the bond pad from the Xtal-in.

Logic Symbol	The Possible Logic Schematic Combinations													
<b>Truth Table</b> <table border="1"> <thead> <tr> <th>PADM</th> <th>QC</th> <th>QO</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> </tr> </tbody> </table>	PADM	QC	QO	L	L	L	H	H	H	<b>Pin Loading</b> <table border="1"> <thead> <tr> <th>PADM</th> <th>Load</th> </tr> </thead> <tbody> <tr> <td></td> <td>4.99 pF</td> </tr> </tbody> </table>	PADM	Load		4.99 pF
PADM	QC	QO												
L	L	L												
H	H	H												
PADM	Load													
	4.99 pF													

**HDL Syntax**

Verilog ..... IDQC3 *inst\_name* (QC, QO, PADM);  
 VHDL..... *inst\_name*: IDQC3 port map (QC, QO, PADM);

**Power Characteristics**

Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ C$ )	3.858	nA
$EQL_{pd}$	9.8	Eq-load

See page 2-13 for power equation.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Propagation Delays

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

From	To	Parameter	Number of Equivalent Loads				
			1	10	21	32	42 (max)
PADM	QC	$t_{PLH}$	0.389	0.517	0.621	0.701	0.779
		$t_{PHL}$	0.361	0.483	0.575	0.654	0.719
PADM	QO	$t_{PLH}$	0.000				
		$t_{PHL}$	0.000				

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**Design Notes:** The IDQC3 is the input cell of a two cell oscillator circuit. Its function is to connect the QO pin with the QI pin of either the ODQFE20M or the ODQTE60M oscillator output driver pad pieces. The buffered QC pin is for driving the oscillator into the core. Two package pins are required to create a complete oscillator.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

IDQCT is a 5-volt tolerant crystal oscillator input receiver pad piece with a non-inverting, CMOS clock input. QO is the output to either the ODQFE20M or the ODQTE60M. PADM is the bond pad from the Xtal-in.

Logic Symbol	The Possible Logic Schematic Combinations													
<b>Truth Table</b> <table border="1"> <thead> <tr> <th>PADM</th> <th>QC</th> <th>QO</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> </tr> </tbody> </table>	PADM	QC	QO	L	L	L	H	H	H	<b>Pin Loading</b> <table border="1"> <thead> <tr> <th>PADM</th> <th>Load</th> </tr> </thead> <tbody> <tr> <td></td> <td>4.99 pF</td> </tr> </tbody> </table>	PADM	Load		4.99 pF
PADM	QC	QO												
L	L	L												
H	H	H												
PADM	Load													
	4.99 pF													

### HDL Syntax

Verilog ..... IDQCT *inst\_name* (QC, QO, PADM);  
 VHDL..... *inst\_name*: IDQCT port map (QC, QO, PADM);

### Power Characteristics

Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ )	9.477	nA
$EQL_{pd}$	25.0	Eq-load

See page 2-13 for power equation.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Propagation Delays

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

From	To	Parameter	Number of Equivalent Loads				
			1	10	21	32	42 (max)
PADM	QC	$t_{PLH}$	0.567	0.624	0.690	0.744	0.779
		$t_{PHL}$	0.579	0.633	0.698	0.763	0.821
PADM	QO	$t_{PLH}$	0.000				
		$t_{PHL}$	0.000				

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**Design Notes:** The IDQCT is the input cell of a two cell oscillator circuit. Its function is to connect the QO pin with the QI pin of either the ODQFE20M or the ODQTE60M oscillator output driver pad pieces. The buffered QC pin is for driving the oscillator into the core. Two package pins are required to create a complete oscillator

**AMI350XXPF 0.35 micron CMOS Pad Library**
**Description**

IDQS3 is a crystal oscillator input receiver pad piece. QC is a non-inverting, CMOS Schmitt trigger clock input buffer. QO is the output to the ODQFE01M. PADM is the bond pad from the Xtal-in.

Logic Symbol	Logic Schematic													
Truth Table	Pin Loading													
<table border="1"> <thead> <tr> <th>PADM</th><th>QC</th><th>QO</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>L</td></tr> <tr> <td>H</td><td>H</td><td>H</td></tr> </tbody> </table>	PADM	QC	QO	L	L	L	H	H	H	<table border="1"> <thead> <tr> <th>PADM</th><th>Load</th></tr> </thead> <tbody> <tr> <td></td><td>4.99 pF</td></tr> </tbody> </table>	PADM	Load		4.99 pF
PADM	QC	QO												
L	L	L												
H	H	H												
PADM	Load													
	4.99 pF													

**HDL Syntax**

Verilog ..... IDQS3 *inst\_name* (QC, QO, PADM);

VHDL..... *inst\_name*: IDQS3 port map (QC, QO, PADM);

**Power Characteristics**

Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ )	4.483	nA
$EQL_{pd}$	15.4	Eq-load

See page 2-13 for power equation.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Propagation Delays

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

From	To	Parameter	Number of Equivalent Loads				
			1	10	21	32	42 (max)
PADM	QC	$t_{PLH}$	0.933	1.020	1.119	1.211	1.287
		$t_{PHL}$	0.851	0.946	1.047	1.132	1.194
PADM	QO	$t_{PLH}$	0.000				
		$t_{PHL}$	0.000				

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**Design Notes:** The IDQS3 is the input cell of a two cell oscillator circuit. Its function is to connect the QO pin with the QI pin of the ODQFE01M oscillator output driver pad piece. The buffered QC pin is for driving the oscillator into the core. Two package pins are required to create a complete oscillator.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

IDQST is a 5-volt tolerant crystal oscillator input receiver pad piece. QC is a non-inverting, CMOS Schmitt trigger clock input buffer. QO is the output to the ODQFE01M. PADM is the bond pad from the Xtal-in.

Logic Symbol	Logic Schematic													
Truth Table	Pin Loading													
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">PADM</th><th style="text-align: center; padding: 2px;">QC</th><th style="text-align: center; padding: 2px;">QO</th></tr> </thead> <tbody> <tr> <td style="text-align: center; padding: 2px;">L</td><td style="text-align: center; padding: 2px;">L</td><td style="text-align: center; padding: 2px;">L</td></tr> <tr> <td style="text-align: center; padding: 2px;">H</td><td style="text-align: center; padding: 2px;">H</td><td style="text-align: center; padding: 2px;">H</td></tr> </tbody> </table>	PADM	QC	QO	L	L	L	H	H	H	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">PADM</th><th style="text-align: center; padding: 2px;">Load</th></tr> </thead> <tbody> <tr> <td style="text-align: center; padding: 2px;"> </td><td style="text-align: center; padding: 2px;">4.99 pF</td></tr> </tbody> </table>	PADM	Load		4.99 pF
PADM	QC	QO												
L	L	L												
H	H	H												
PADM	Load													
	4.99 pF													

### HDL Syntax

Verilog ..... IDQST *inst\_name* (QC, QO, PADM);

VHDL..... *inst\_name*: IDQST port map (QC, QO, PADM);

### Power Characteristics

Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ C$ )	9.476	nA
$EQL_{pd}$	24.6	Eq-load

See page 2-13 for power equation.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Propagation Delays

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

From	To	Parameter	Number of Equivalent Loads				
			1	10	21	32	42 (max)
PADM	QC	$t_{PLH}$	1.797	1.836	1.878	1.926	1.978
		$t_{PHL}$	1.836	1.842	1.873	1.935	2.024
PADM	QO	$t_{PLH}$	0.000				
		$t_{PHL}$	0.000				

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


### Design Notes:

The IDQST is the input cell of a two cell oscillator circuit. Its function is to connect the QO pin with the QI pin of the ODQFE01M oscillator output driver pad piece. The buffered QC pin is for driving the oscillator into the core. Two package pins are required to create a complete oscillator

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

IDSS3 is a non-inverting, SCSI-level Schmitt trigger input buffer piece with voltage hysteresis.

Logic Symbol	Truth Table	Pin Loading										
	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>PADM</th> <th>QC</th> </tr> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </table>	PADM	QC	L	L	H	H	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th></th> <th>Load</th> </tr> <tr> <td>PADM</td> <td>4.99 pF</td> </tr> </table>		Load	PADM	4.99 pF
PADM	QC											
L	L											
H	H											
	Load											
PADM	4.99 pF											

### HDL Syntax

Verilog ..... IDSS3 *inst\_name* (QC, PADM);

VHDL..... *inst\_name*: IDSS3 port map (QC, PADM);

### Power Characteristics

Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ C$ )	4.659	nA
$EQL_{pd}$	16.8	Eq-load

See page 2-13 for power equation.

### Propagation Delays

Conditions:  $T_J = 25^\circ C$ ,  $V_{DD} = 3.3V$ , Typical Process

From	To	Parameter	Number of Equivalent Loads				
			1	10	21	32	42 (max)
PADM	QC	$t_{PLH}$ $t_{PHL}$	1.092 1.360	1.185 1.502	1.287 1.647	1.377 1.760	1.448 1.835

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

IDVSx is a family of non-inverting, LVTTL-level Schmitt input buffer pieces.

Logic Symbol	Truth Table						
	<table border="1"> <thead> <tr> <th>PADM</th><th>QC</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td></tr> <tr> <td>H</td><td>H</td></tr> </tbody> </table>	PADM	QC	L	L	H	H
PADM	QC						
L	L						
H	H						

### HDL Syntax

Verilog ..... IDVSx inst\_IDVSx (QC, PADM);

VHDL.....inst\_IDVSx : IDVSx port map (QC, PADM);

### Pin Loading

Pin Name	Load	
	IDVS3	IDVS6
PADM (pF)	4.99	4.99

### Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$EQL_{pd}$ (Eq-load)
IDVS3	1.0	4.483	13.9
IDVS6	1.0	7.076	18.6

a. See page 2-13 for power equation.

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process


	Number of Equivalent Loads		1	10	21	32	42 (max)
	From: PADM	$t_{PLH}$	0.615	0.759	0.869	0.946	1.023
IDVS3	To: QC	$t_{PHL}$	0.715	0.816	0.918	0.999	1.053
	Number of Equivalent Loads		1	20	40	60	80 (max)
IDVS6	From: PADM	$t_{PLH}$	0.816	0.934	1.024	1.114	1.207
	To: QC	$t_{PHL}$	0.935	1.047	1.110	1.200	1.322

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

IDVSC is a 5-volt capable (cascode-gate) non-inverting, LVTTL-level Schmitt input buffer piece.

Logic Symbol	Truth Table	Pin Loading										
	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>PADM</th> <th>QC</th> </tr> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </table>	PADM	QC	L	L	H	H	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th></th> <th>Load</th> </tr> <tr> <td>PADM</td> <td>4.99 pF</td> </tr> </table>		Load	PADM	4.99 pF
PADM	QC											
L	L											
H	H											
	Load											
PADM	4.99 pF											

### HDL Syntax

Verilog ..... IDVSC inst\_IDVSC (QC, PADM);  
 VHDL..... inst\_IDVSC : IDVSC port map (QC, PADM);

### Power Characteristics

Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ C$ )	9.700	nA
$EQL_{pd}$	25.9	Eq-load

See page 2-13 for power equation.

### Propagation Delays

Conditions:  $T_J = 25^\circ C$ ,  $V_{DD} = 3.3V$ , Typical Process

From	Delay (ns) To	Parameter	Number of Equivalent Loads				
			1	20	40	60	80 (max)
PADM	QC	$t_{PLH}$ $t_{PHL}$	1.102 0.987	1.173 1.086	1.236 1.153	1.313 1.201	1.405 1.239

Delay will vary with input conditions. See page 2-15 for interconnect estimates

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

IDVST is 5 volt tolerant non-inverting, LVTTL-level Schmitt input buffer piece.

Logic Symbol	Truth Table	Pin Loading								
	<table border="1"> <thead> <tr> <th>PADM</th> <th>QC</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </tbody> </table>	PADM	QC	L	L	H	H	<table border="1"> <thead> <tr> <th>Load</th> </tr> </thead> <tbody> <tr> <td>4.99 pF</td> </tr> </tbody> </table>	Load	4.99 pF
PADM	QC									
L	L									
H	H									
Load										
4.99 pF										

### HDL Syntax

Verilog ..... IDVST inst\_IDVST (QC, PADM);  
 VHDL..... inst\_IDVST : IDVST port map (QC, PADM);

### Power Characteristics

Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ C$ )	9.700	nA
$EQL_{pd}$	25.9	Eq-load

See page 2-13 for power equation.

### Propagation Delays

Conditions:  $T_J = 25^\circ C$ ,  $V_{DD} = 3.3V$ , Typical Process


From	To	Parameter	Number of Equivalent Loads				
			1	20	40	60	80 (max)
PADM	QC	$t_{PLH}$ $t_{PHL}$	1.085 1.045	1.195 1.112	1.269 1.157	1.322 1.190	1.365 1.216

Delay will vary with input conditions. See page 2-15 for interconnect estimates

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

IDVXx is family of non-inverting, LVTTL-level input buffer pieces.

Logic Symbol	Truth Table						
	<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th style="text-align: center;">PADM</th> <th style="text-align: center;">QC</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">L</td> <td style="text-align: center;">L</td> </tr> <tr> <td style="text-align: center;">H</td> <td style="text-align: center;">H</td> </tr> </tbody> </table>	PADM	QC	L	L	H	H
PADM	QC						
L	L						
H	H						

### Pin Loading

Pin Name	Load	
	IDVX3	IDVX6
PADM (pF)	4.99	4.99

### HDL Syntax

Verilog ..... IDVXx inst\_IDVXx (QC, PADM);  
 VHDL..... inst\_IDVXx : IDVXx port map (QC, PADM);

Pad Logic

### Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$EQL_{pd}$ (Eq-load)
IDVX3	1.0	3.618	8.3
IDVX6	1.0	7.075	14.1

a. See page 2-13 for power equation.

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

	Number of Equivalent Loads		1	10	21	32	42 (max)
	From: PADM	$t_{PLH}$	0.348	0.464	0.562	0.640	0.717
IDVX3	To: QC	$t_{PHL}$	0.360	0.455	0.538	0.604	0.668
	Number of Equivalent Loads		1	10	21	32	42 (max)
IDVX6	From: PADM	$t_{PLH}$	0.329	0.375	0.437	0.493	0.527
	To: QC	$t_{PHL}$	0.327	0.386	0.433	0.467	0.496

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

IDVXC is a 5-volt capable (cascode-gate) non-inverting, LVTTL-level input buffer piece

Logic Symbol	Truth Table	Pin Loading										
	<table border="1"> <thead> <tr> <th>PADM</th> <th>QC</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </tbody> </table>	PADM	QC	L	L	H	H	<table border="1"> <thead> <tr> <th></th> <th>Load</th> </tr> </thead> <tbody> <tr> <td>PADM</td> <td>4.99 pF</td> </tr> </tbody> </table>		Load	PADM	4.99 pF
PADM	QC											
L	L											
H	H											
	Load											
PADM	4.99 pF											

### HDL Syntax

Verilog ..... IDVXC inst\_IDVXC (QC, PADM);

VHDL..... inst\_IDVXC : IDVXC port map (QC, PADM);

### Power Characteristics

Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ C$ )	9.477	nA
$EQL_{pd}$	24.1	Eq-load

See page 2-13 for power equation.

### Propagation Delays

Conditions:  $T_J = 25^\circ C$ ,  $V_{DD} = 3.3V$ , Typical Process


From	To	Parameter	Number of Equivalent Loads				
			1	10	21	32	42 (max)
PADM	QC	$t_{PLH}$ $t_{PHL}$	0.541 0.466	0.606 0.515	0.673 0.546	0.726 0.579	0.762 0.612

Delay will vary with input conditions. See page 2-15 for interconnect estimates

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

IDVXT is a 5-volt tolerant non-inverting, LVTTL-level input buffer piece.

Logic Symbol	Truth Table	Pin Loading										
	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>PADM</th> <th>QC</th> </tr> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </table>	PADM	QC	L	L	H	H	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th></th> <th>Load</th> </tr> <tr> <td>PADM</td> <td>4.99 pF</td> </tr> </table>		Load	PADM	4.99 pF
PADM	QC											
L	L											
H	H											
	Load											
PADM	4.99 pF											

### HDL Syntax

Verilog ..... IDVXT inst\_IDVXT (QC, PADM);  
 VHDL..... inst\_IDVXT : IDVXT port map (QC, PADM);

### Power Characteristics

Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ C$ )	9.477	nA
$EQL_{pd}$	24.1	Eq-load

See page 2-13 for power equation.

### Propagation Delays

Conditions:  $T_J = 25^\circ C$ ,  $V_{DD} = 3.3V$ , Typical Process

From	To	Parameter	Number of Equivalent Loads				
			1	10	21	32	42 (max)
PADM	QC	$t_{PLH}$ $t_{PHL}$	0.541 0.455	0.606 0.496	0.673 0.549	0.726 0.602	0.762 0.651

Delay will vary with input conditions. See page 2-15 for interconnect estimates

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

ODCHXExx is a family of 8 to 24 mA, non-inverting, CMOS-level, tristate output buffer pieces with active low enable outputs.

Logic Symbol	Truth Table												
	<table border="1"> <thead> <tr> <th>EN</th> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>Z</td> </tr> </tbody> </table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

### HDL Syntax

Verilog ..... ODCHXExx *inst\_name* (PADM, A, EN);  
VHDL..... *inst\_name*: ODCHXExx port map (PADM, A, EN);

### Pin Loading

Pin Name	Load			
	ODCHXE08	ODCHXE12	ODCHXE16	ODCHXE24
A (eq-load)	5.2	5.2	5.2	5.2
EN (eq-load)	7.6	7.6	7.6	7.6
PADM (pF)	5.02	5.04	5.06	5.06

### Power Characteristics

Cell	Output Drive (mA)	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$EQL_{pd}$ (Eq-load)
ODCHXE08	8	129.838	305.4
ODCHXE12	12	129.838	329.3
ODCHXE16	16	129.838	352.6
ODCHXE24	24	129.838	369.0

a. See page 2-13 for power equation.

**AMI350XXPF 0.35 micron CMOS Pad Library**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

	Capacitive Load (pF)		15	50	100	200	300 (max)
ODCHXE08	From: A	$t_{PLH}$	0.910	1.870	3.243	5.987	8.732
	To: PADM	$t_{PHL}$	0.672	1.271	2.127	3.839	5.550
ODCHXE12	From: EN	$t_{ZH}$	0.844	1.805	3.177	5.922	8.667
	To: PADM	$t_{ZL}$	0.698	1.297	2.153	3.864	5.576
ODCHXE16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	0.763	1.400	2.310	4.129	5.948
ODCHXE24	To: PADM	$t_{PHL}$	0.606	1.011	1.586	2.726	3.852
	From: EN	$t_{ZH}$	0.700	1.337	2.246	4.065	5.884
	To: PADM	$t_{ZL}$	0.630	1.036	1.612	2.752	3.877
ODCHXE16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	0.705	1.192	1.889	3.281	4.673
ODCHXE24	To: PADM	$t_{PHL}$	0.586	0.900	1.343	2.210	3.051
	From: EN	$t_{ZH}$	0.641	1.128	1.824	3.217	4.609
	To: PADM	$t_{ZL}$	0.608	0.923	1.368	2.236	3.077
ODCHXE24	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	0.710	1.197	1.893	3.284	4.676
ODCHXE24	To: PADM	$t_{PHL}$	0.563	0.790	1.104	1.699	2.250
	From: EN	$t_{ZH}$	0.640	1.128	1.824	3.217	4.609
	To: PADM	$t_{ZL}$	0.587	0.816	1.132	1.728	2.277

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**Tristate Timing**


 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

From	Delay (ns) To	Parameter	Cell			
			ODCHXE08	ODCHXE12	ODCHXE16	ODCHXE24
EN	PADM	$t_{HZ}$ $t_{LZ}$	0.318 0.465	0.359 0.505	0.406 0.543	0.406 0.595

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

ODCHXXxx is a family of 8 to 24 mA, non-inverting, CMOS-level output buffer pieces.

Logic Symbol	Truth Table						
	<table border="1"> <thead> <tr> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	PADM	L	L	H	H
A	PADM						
L	L						
H	H						

### HDL Syntax

Verilog ..... ODCHXXxx *inst\_name* (PADM, A);

VHDL ..... *inst\_name*: ODCHXXxx port map (PADM, A);

### Pin Loading

Pin Name	Load			
	ODCHXX08	ODCHXX12	ODCHXX16	ODCHXX24
A (eq-load)	18.9	18.9	18.9	18.9

### Power Characteristics

Cell	Output Drive (mA)	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$EQL_{pd}$ (Eq-load)
ODCHXX08	8	109.576	254.3
ODCHXX12	12	109.576	278.2
ODCHXX16	16	109.576	301.4
ODCHXX24	24	109.576	317.8

a. See page 2-13 for power equation.

**AMI350XXPF 0.35 micron CMOS Pad Library**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	0.637	1.598	2.971	5.715	8.460
ODCHXX08	To: PADM	$t_{PHL}$	0.474	1.072	1.927	3.635	5.344
	Capacitive Load (pF)		15	50	100	200	300 (max)
ODCHXX12	From: A	$t_{PLH}$	0.503	1.139	2.048	3.864	5.681
	To: PADM	$t_{PHL}$	0.417	0.814	1.381	2.515	3.649
ODCHXX16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	0.451	0.937	1.631	3.019	4.407
ODCHXX24	To: PADM	$t_{PHL}$	0.398	0.704	1.139	1.999	2.846
	Capacitive Load (pF)		15	50	100	200	300 (max)
ODCHXX24	From: A	$t_{PLH}$	0.479	0.960	1.650	3.038	4.436
	To: PADM	$t_{PHL}$	0.353	0.566	0.866	1.449	2.010

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

ODCSCExx is a family of 4 to 12 mA, 5-volt capable (cascode-gate), non-inverting, CMOS-level, tristate output buffer pieces with active low enables and controlled slew rate outputs.

Logic Symbol	Truth Table												
<p>The logic symbol shows an inverter with an enable input (EN) and an output (PADM). The input A is connected to the inverter's input, and the output of the inverter is connected to the output PADM. The enable EN is connected to the inverter's gate.</p>	<table border="1"> <thead> <tr> <th>EN</th> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>Z</td> </tr> </tbody> </table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

### HDL Syntax

Verilog ..... ODCSCExx *inst\_name* (PADM, A, EN);  
VHDL..... *inst\_name*: ODCSCExx port map (PADM, A, EN);

### Pin Loading

Pin Name	Load		
	ODCSCE04	ODCSCE08	ODCSCE12
A (eq-load)	2.9	2.9	2.9
EN (eq-load)	2.3	2.3	2.3
PADM (pF)	5.05	5.06	5.06

### Power Characteristics

Cell	Output Drive (mA)	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA)	$EQL_{pd}$ (Eq-load)
ODCSCE04	4	108.509	463.8
ODCSCE08	8	108.509	505.3
ODCSCE12	12	108.509	524.7

a. See page 2-13 for power equation.

**AMI350XXPF 0.35 micron CMOS Pad Library**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

	Capacitive Load (pF)		15	50	100	200	300 (max)
ODCSCE04	From: A	$t_{PLH}$	4.453	6.337	9.002	14.236	19.344
	To: PADM	$t_{PHL}$	3.870	5.247	6.914	9.651	12.420
ODCSCE08	From: EN	$t_{ZH}$	4.471	6.354	9.020	14.262	19.385
	To: PADM	$t_{ZL}$	1.618	2.482	3.400	5.012	6.529
ODCSCE12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	3.793	4.840	6.287	9.006	11.492
	To: PADM	$t_{PHL}$	3.460	4.267	5.317	7.055	8.310
	From: EN	$t_{ZH}$	3.855	4.906	6.355	9.070	11.539
	To: PADM	$t_{ZL}$	1.254	1.874	2.576	3.562	4.397

**Tristate Timing**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

From	To	Parameter	Cell		
			ODCSCE04	ODCSCE08	ODCSCE12
EN	PADM	$t_{HZ}$ $t_{LZ}$	2.531 1.137	2.841 1.322	2.841 1.520

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

ODCSCXxx is a family of 4 to 12 mA, non-inverting, 5-volt capable (cascode-gate), CMOS-level, output buffer pieces with controlled slew rate outputs.

Logic Symbol	Truth Table						
	<table border="1"> <thead> <tr> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	PADM	L	L	H	H
A	PADM						
L	L						
H	H						

### HDL Syntax

Verilog ..... ODCSCXxx *inst\_name* (PADM, A);

VHDL..... *inst\_name*: ODCSCXxx port map (PADM, A);

### Pin Loading

Pin Name	Load		
	ODCSCX04	ODCSCX08	ODCSCX12
A (eq-load)	3.9	3.9	3.9

### Power Characteristics

Cell	Output Drive (mA)	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA)	$EQL_{pd}$ (Eq-load)
ODCSCX04	4	107.020	455.5
ODCSCX08	8	107.020	497.0
ODCSCX12	12	107.020	516.4

a. See page 2-13 for power equation.

**AMI350XXPF 0.35 micron CMOS Pad Library**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	4.252	6.133	8.797	14.037	19.162
ODCSCX04	To: PADM	$t_{PHL}$	3.778	5.155	6.826	9.578	12.374
	Capacitive Load (pF)		15	50	100	200	300 (max)
ODCSCX08	From: A	$t_{PLH}$	3.609	4.653	6.096	8.812	11.302
	To: PADM	$t_{PHL}$	3.389	4.200	5.254	6.995	8.245
ODCSCX12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	3.603	4.649	6.095	8.814	11.302
	To: PADM	$t_{PHL}$	3.291	3.961	4.818	6.186	7.089

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

ODCSIPxx is a family of 4 to 16 mA, inverting, CMOS-level output buffer pieces with P-channel open-drains (pull-up) and controlled slew rate outputs.

Logic Symbol	Truth Table									
<p style="text-align: center;">ODCSIPxx</p> <p style="text-align: center;">A      SL      d      Y PADM</p>	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td style="width: 20px;"></td> <td style="width: 20px;"></td> <td style="width: 20px;">PADM</td> </tr> <tr> <td style="width: 20px;">A</td> <td style="width: 20px;"></td> <td style="width: 20px;">H</td> </tr> <tr> <td style="width: 20px;">L</td> <td style="width: 20px;"></td> <td style="width: 20px;">Z</td> </tr> </table> <p style="text-align: center;">Z = High Impedance</p>			PADM	A		H	L		Z
		PADM								
A		H								
L		Z								

### HDL Syntax

Verilog ..... ODCSIPxx *inst\_name* (PADM, A);

VHDL..... *inst\_name*: ODCSIPxx port map (PADM, A);

### Pin Loading

Pin Name	Load			
	ODCSIP04	ODCSIP08	ODCSIP12	ODCSIP16
A (eq-load)	3.0	4.5	4.5	4.5
PADM (pF)	5.01	5.02	5.04	5.05

### Power Characteristics

Cell	Output Drive (mA)	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$EQL_{pd}$ (Eq-load)
ODCSIP04	4	98.537	329.0
ODCSIP08	8	99.641	342.2
ODCSIP12	12	99.641	357.0
ODCSIP16	16	99.641	369.6

a. See page 2-13 for power equation.

**AMI350XXPF 0.35 micron CMOS Pad Library**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	$t_{ZH}$	2.286	4.291	7.123	12.676	18.079
ODCSIP08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	$t_{ZH}$	1.652	2.834	4.366	7.121	9.910
ODCSIP12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	$t_{ZH}$	1.553	2.455	3.560	5.408	7.279
ODCSIP16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	$t_{ZH}$	1.570	2.324	3.150	4.638	6.052

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**Tristate Timing**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

From	Delay (ns) To	Parameter	Cell			
			ODCSIP04	ODCSIP08	ODCSIP12	ODCSIP16
A	PADM	$t_{HZ}$	0.923	0.739	0.574	0.678

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

ODCSTExx is a family of 4 to 8 mA, 5-volt tolerant, non-inverting, CMOS-level, tristate output buffer pieces with active low enables and controlled slew rate outputs.

Logic Symbol	Truth Table												
	<table border="1"> <thead> <tr> <th>EN</th><th>A</th><th>PADM</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>L</td></tr> <tr> <td>L</td><td>H</td><td>H</td></tr> <tr> <td>H</td><td>X</td><td>Z</td></tr> </tbody> </table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

### HDL Syntax

Verilog ..... ODCSTExx *inst\_name* (PADM, A, EN);  
VHDL..... *inst\_name*: ODCSTExx port map (PADM, A, EN);

### Pin Loading

Pin Name	Load	
	ODCSTE04	ODCSTE08
A (eq-load)	2.4	2.4
EN (eq-load)	7.9	7.9
PADM (pF)	5.05	5.05

### Power Characteristics

Cell	Output Drive (mA)	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$EQL_{pd}$ (Eq-load)
ODCSTE04	4	113.300	482.4
ODCSTE08	8	113.300	501.5

a. See page 2-13 for power equation.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

		Capacitive Load (pF)	15	50	100	200	300 (max)
ODCSTE04	From: A To: PADM	$t_{PLH}$ $t_{PHL}$	3.142 2.229	5.154 3.566	7.996 5.079	13.560 7.892	18.967 10.638
	From: EN To: PADM	$t_{ZH}$ $t_{ZL}$	2.934 2.107	4.944 3.493	7.781 5.025	13.342 7.844	18.749 10.594
ODCSTE08		Capacitive Load (pF)	15	50	100	200	300 (max)
	From: A To: PADM	$t_{PLH}$ $t_{PHL}$	2.445 1.684	3.550 2.632	5.077 3.703	7.954 5.242	10.594 6.693
	From: EN To: PADM	$t_{ZH}$ $t_{ZL}$	2.269 1.524	3.371 2.497	4.895 3.596	7.768 5.165	10.408 6.616

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

### Tristate Timing

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

From	To	Parameter	Cell	
			ODCSTE04	ODCSTE08
EN	PADM	$t_{HZ}$ $t_{LZ}$	8.406 0.697	9.238 0.798

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

ODCSXExx is a family of 4 to 24 mA, non-inverting, CMOS-level, tristate output buffer pieces with active low enables and controlled slew rate outputs.

Logic Symbol	Truth Table												
<p>The logic symbol shows an inverter with an enable input (EN) and an output (PADM). The EN input is active low. The output is labeled PADM.</p>	<table border="1"> <thead> <tr> <th>EN</th> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>Z</td> </tr> </tbody> </table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

### HDL Syntax

Verilog ..... ODCSXExx *inst\_name* (PADM, A, EN);  
VHDL..... *inst\_name*: ODCSXExx port map (PADM, A, EN);

### Pin Loading

Pin Name	Load				
	ODCSXE04	ODCSXE08	ODCSXE12	ODCSXE16	ODCSXE24
A (eq-load)	2.4	2.5	2.4	2.4	2.4
EN (eq-load)	6.2	6.2	6.2	6.2	6.2
PADM (pF)	5.01	5.02	5.04	5.06	5.06

### Power Characteristics

Cell	Output Drive (mA)	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA)	$EQL_{pd}$ (Eq-load)
ODCSXE04	4	113.278	372.2
ODCSXE08	8	113.278	395.0
ODCSXE12	12	113.278	419.0
ODCSXE16	16	113.278	442.2
ODCSXE24	24	113.278	458.6

a. See page 2-13 for power equation.

**AMI350XXPF 0.35 micron CMOS Pad Library**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

	Capacitive Load (pF)		15	50	100	200	300 (max)
ODCSXE04	From: A	$t_{PLH}$	2.520	4.586	7.485	13.097	18.463
	To: PADM	$t_{PHL}$	2.986	4.155	5.997	9.603	13.081
ODCSXE08	From: EN	$t_{ZH}$	2.440	4.464	7.319	12.899	18.306
	To: PADM	$t_{ZL}$	2.493	4.071	6.071	9.570	13.112
ODCSXE12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	1.963	3.172	4.646	7.456	10.235
ODCSXE16	To: PADM	$t_{PHL}$	1.617	2.958	4.146	6.004	7.826
	From: EN	$t_{ZH}$	1.865	3.043	4.577	7.355	10.162
	To: PADM	$t_{ZL}$	2.067	3.070	4.186	6.076	7.783
ODCSXE24	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	1.715	2.715	3.800	5.678	7.557
ODCSXE24	To: PADM	$t_{PHL}$	1.396	2.430	3.541	4.967	6.231
	From: EN	$t_{ZH}$	1.731	2.623	3.726	5.587	7.475
	To: PADM	$t_{ZL}$	1.897	2.746	3.694	5.026	6.272
ODCSXE16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	1.441	2.231	3.121	4.397	5.614
ODCSXE16	To: PADM	$t_{PHL}$	1.362	2.263	3.242	4.502	5.528
	From: EN	$t_{ZH}$	1.596	2.295	3.105	4.335	5.542
	To: PADM	$t_{ZL}$	1.866	2.626	3.462	4.589	5.589
ODCSXE24	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	1.436	2.225	3.114	4.394	5.610
ODCSXE24	To: PADM	$t_{PHL}$	1.314	2.099	2.878	3.960	4.755
	From: EN	$t_{ZH}$	1.596	2.295	3.105	4.335	5.542
	To: PADM	$t_{ZL}$	1.881	2.524	3.159	4.102	4.851

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**Tristate Timing**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

From	Delay (ns) To	Parameter	Cell				
			ODCSXE04	ODCSXE08	ODCSXE12	ODCSXE16	ODCSXE24
ENPADM	$t_{HZ}$	$t_{LZ}$	0.515 0.470	0.604 0.513	0.689 0.562	0.779 0.605	0.779 0.668

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

ODCSXXX is a family of 4 to 24 mA, non-inverting, CMOS-level, output buffer pieces with controlled slew rate outputs.

Logic Symbol	Truth Table						
	<table border="1"> <thead> <tr> <th>A</th><th>PADM</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td></tr> <tr> <td>H</td><td>H</td></tr> </tbody> </table>	A	PADM	L	L	H	H
A	PADM						
L	L						
H	H						

### HDL Syntax

Verilog ..... ODCSXXX inst\_name (PADM, A);

VHDL ..... inst\_name: ODCSXXX port map (PADM, A);

### Pin Loading

Pin Name	Load				
	ODCSXX04	ODCSXX08	ODCSXX12	ODCSXX16	ODCSXX24
A (eq-load)	3.8	3.8	3.8	3.8	3.8

### Power Characteristics

Cell	Output Drive (mA)	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA)	$EQL_{pd}$ (Eq-load)
ODCSXX04	4	110.684	363.2
ODCSXX08	8	110.684	386.0
ODCSXX12	12	110.684	409.9
ODCSXX16	16	110.684	433.2
ODCSXX24	24	110.684	449.6

a. See page 2-13 for power equation.

**AMI350XXPF 0.35 micron CMOS Pad Library**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	2.203	4.289	7.208	12.825	18.148
	To: PADM	$t_{PHL}$	2.238	3.979	5.845	9.430	12.923
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	1.768	2.911	4.367	7.191	9.950
	To: PADM	$t_{PHL}$	1.482	2.763	3.934	5.863	7.622
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	1.460	2.402	3.451	5.391	7.223
	To: PADM	$t_{PHL}$	1.233	2.250	3.355	4.804	6.062
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	1.322	2.189	3.113	4.629	6.066
	To: PADM	$t_{PHL}$	1.214	2.092	3.060	4.339	5.364
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	1.264	2.137	3.140	4.636	6.096
	To: PADM	$t_{PHL}$	1.151	1.894	2.714	3.791	4.623

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

ODCXCExx is a family of 1 to 12 mA, 5-volt capable (cascode-gate), non-inverting, CMOS-level, tristate output buffer pieces with active low enables.

Logic Symbol	Truth Table												
	<table border="1"> <thead> <tr> <th>EN</th><th>A</th><th>PADM</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>L</td></tr> <tr> <td>L</td><td>H</td><td>H</td></tr> <tr> <td>H</td><td>X</td><td>Z</td></tr> </tbody> </table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

### HDL Syntax

Verilog ..... ODCXCExx *inst\_name* (PADM, A, EN);  
VHDL..... *inst\_name*: ODCXCExx port map (PADM, A, EN);

### Pin Loading

Pin Name	Load				
	ODCXCE01	ODCXCE02	ODCXCE04	ODCXCE08	ODCXCE12
A (eq-load)	2.9	2.9	2.9	2.9	2.9
EN (eq-load)	2.3	2.3	2.3	2.3	2.3
PADM (pF)	5.05	5.06	5.05	5.06	5.06

### Power Characteristics

Cell	Output Drive (mA)	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$E_{QLpd}$ (Eq-load)
ODCXCE01	1	110.714	318.7
ODCXCE02	2	110.714	329.8
ODCXCE04	4	110.714	352.0
ODCXCE08	8	110.714	393.6
ODCXCE12	12	110.714	413.0

a. See page 2-13 for power equation.

**AMI350XXPF 0.35 micron CMOS Pad Library**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

		Capacitive Load (pF)	15	25	35	50	75 (max)
ODCXCE01	From: A To: PADM	$t_{PLH}$ $t_{PHL}$	7.125 4.735	9.226 5.841	11.326 6.946	14.477 8.605	19.730 11.368
	From: EN To: PADM	$t_{ZH}$ $t_{ZL}$	7.212 1.818	9.315 2.423	11.419 3.029	14.574 3.937	19.833 5.452
	Capacitive Load (pF)		15	50	75	100	150 (max)
ODCXCE02	From: A To: PADM	$t_{PLH}$ $t_{PHL}$	4.681 3.484	8.303 5.420	10.890 6.802	13.478 8.185	18.654 10.950
	From: EN To: PADM	$t_{ZH}$ $t_{ZL}$	4.763 1.141	8.391 2.201	10.982 2.958	13.573 3.716	18.755 5.230
	Capacitive Load (pF)		15	50	100	200	300 (max)
ODCXCE04	From: A To: PADM	$t_{PLH}$ $t_{PHL}$	3.534 2.886	5.345 3.844	7.932 5.209	13.108 7.924	18.285 10.621
	From: EN To: PADM	$t_{ZH}$ $t_{ZL}$	3.618 0.841	5.432 1.367	8.023 2.117	13.205 3.610	18.387 5.096
	Capacitive Load (pF)		15	50	100	200	300 (max)
ODCXCE08	From: A To: PADM	$t_{PLH}$ $t_{PHL}$	2.997 2.680	3.904 3.169	5.200 3.864	7.793 5.234	10.386 6.582
	From: EN To: PADM	$t_{ZH}$ $t_{ZL}$	3.087 0.764	3.994 1.042	5.290 1.435	7.881 2.197	10.473 2.930
	Capacitive Load (pF)		15	50	100	200	300 (max)
ODCXCE12	From: A To: PADM	$t_{PLH}$ $t_{PHL}$	3.005 2.681	3.912 3.030	5.209 3.518	7.802 4.454	10.396 5.338
	From: EN To: PADM	$t_{ZH}$ $t_{ZL}$	3.090 0.790	3.997 1.001	5.293 1.291	7.883 1.827	10.474 2.307

## AMI350XXPF 0.35 micron CMOS Pad Library

### Tristate Timing


Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

From	To	Parameter	Cell				
			ODCXCE01	ODCXCE02	ODCXCE04	ODCXCE08	ODCXCE12
EN	PADM	$t_{HZ}$ $t_{LZ}$	1.619 0.437	1.691 0.498	1.849 0.598	2.143 0.776	2.145 0.966

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

ODCXCXxx is a family of 1 to 12 mA, 5-volt capable (cascode-gate), non-inverting, CMOS-level output buffer pieces.

Logic Symbol	Truth Table						
	<table border="1"> <thead> <tr> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	PADM	L	L	H	H
A	PADM						
L	L						
H	H						

### HDL Syntax

Verilog ..... ODCXCXxx *inst\_name* (PADM, A);

VHDL..... *inst\_name*: ODCXCXxx port map (PADM, A);

### Pin Loading

Pin Name	Load				
	ODCXCX01	ODCXCX02	ODCXCX04	ODCXCX08	ODCXCX12
A (eq-load)	3.7	3.7	3.7	3.7	3.7

### Power Characteristics

Cell	Output Drive (mA)	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$EQL_{pd}$ (Eq-load)
ODCXCX01	1	109.225	312.6
ODCXCX02	2	109.225	323.8
ODCXCX04	4	109.225	346.0
ODCXCX08	8	109.225	387.5
ODCXCX12	12	109.225	406.9

a. See page 2-13 for power equation.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Propagation Delays (ns)


Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

	Capacitive Load (pF)		15	25	35	50	75 (max)
	From: A	$t_{PLH}$	6.941	9.040	11.138	14.285	19.530
ODCXCX01	To: PADM	$t_{PHL}$	4.725	5.826	6.932	8.595	11.384
	Capacitive Load (pF)		15	50	75	100	150 (max)
ODCXCX02	From: A	$t_{PLH}$	4.473	8.101	10.692	13.283	18.465
	To: PADM	$t_{PHL}$	3.449	5.385	6.769	8.151	10.917
ODCXCX04	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	3.323	5.137	7.728	12.911	18.094
ODCXCX08	To: PADM	$t_{PHL}$	2.849	3.801	5.160	7.878	10.596
	Capacitive Load (pF)		15	50	100	200	300 (max)
ODCXCX12	From: A	$t_{PLH}$	2.812	3.719	5.015	7.608	10.200
	To: PADM	$t_{PHL}$	2.613	3.096	3.784	5.149	6.501
ODCXCX12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	2.813	3.721	5.017	7.610	10.204
	To: PADM	$t_{PHL}$	2.584	2.919	3.392	4.313	5.205

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

ODCXIPxx is a family of 1 to 16 mA, inverting, CMOS-level, output buffer pieces with P-channel, open-drains (pull-up).

Logic Symbol	Truth Table						
	<table border="1"> <thead> <tr> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>Z</td> </tr> </tbody> </table> <p>Z = High Impedance</p>	A	PADM	L	H	H	Z
A	PADM						
L	H						
H	Z						

### HDL Syntax

Verilog ..... ODCXIPxx *inst\_name* (PADM, A);

VHDL ..... *inst\_name*: ODCXIPxx port map (PADM, A);

### Pin Loading

Pin Name	Load					
	ODCXIP01	ODCXIP02	ODCXIP04	ODCXIP08	ODCXIP12	ODCXIP16
A (eq-load)	2.5	2.6	2.6	4.0	5.6	5.6
PADM (pF)	5.00	5.00	5.01	5.02	5.04	5.05

### Power Characteristics

Cell	Output Drive (mA)	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA)	$EQL_{pd}$ (Eq-load)
ODCXIP01	1	98.535	206.1
ODCXIP02	2	99.639	211.1
ODCXIP04	4	100.743	218.9
ODCXIP08	8	102.952	233.9
ODCXIP12	12	106.264	250.8
ODCXIP16	16	106.264	263.3

a. See page 2-13 for power equation.

# ODCXIPxx



## AMI350XXPF 0.35 micron CMOS Pad Library

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

	Capacitive Load (pF)		15	25	35	50	75 (max)
	From: A To: PADM	$t_{ZH}$	4.313	6.516	8.718	12.022	17.528
ODCXIP02	Capacitive Load (pF)		15	50	75	100	150 (max)
	From: A To: PADM	$t_{ZH}$	2.279	6.101	8.831	11.561	17.022
ODCXIP04	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	$t_{ZH}$	1.305	3.214	5.942	11.397	16.852
ODCXIP08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	$t_{ZH}$	0.759	1.720	3.092	5.836	8.580
ODCXIP12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	$t_{ZH}$	0.585	1.222	2.131	3.949	5.768
ODCXIP16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	$t_{ZH}$	0.534	1.021	1.718	3.110	4.503

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

### Tristate Timing


Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

From	To	Parameter	Cell					
			ODCXIP01	ODCXIP02	ODCXIP04	ODCXIP08	ODCXIP12	ODCXIP16
A	PADM	$t_{HZ}$	0.446	0.379	0.406	0.433	0.421	0.504

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

ODCXTE<sub>xx</sub> is a family of 1 to 8 mA 5-volt tolerant, non-inverting, CMOS-level, tristate output buffer pieces with active low enables.

Logic Symbol	Truth Table												
	<table border="1"> <thead> <tr> <th>EN</th> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>Z</td> </tr> </tbody> </table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

### HDL Syntax

Verilog ..... ODCXTE<sub>xx</sub> *inst\_name* (PADM, A, EN);  
 VHDL..... *inst\_name*: ODCXTE<sub>xx</sub> port map (PADM, A, EN);

### Pin Loading

Pin Name	Load			
	ODCXTE01	ODCXTE02	ODCXTE04	ODCXTE08
A (eq-load)	2.4	2.4	2.4	2.4
EN (eq-load)	7.9	7.9	7.9	7.9
PADM (pF)	5.05	5.05	5.05	5.05

### Power Characteristics

Cell	Output Drive (mA)	Power Characteristics <sup>a</sup>	
		Static I <sub>DD</sub> ( $T_J = 85^\circ\text{C}$ ) (nA)	EQL <sub>pd</sub> (Eq-load)
ODCXTE01	1	116.610	360.6
ODCXTE02	2	116.610	365.1
ODCXTE04	4	116.610	374.4
ODCXTE08	8	116.610	393.5

a. See page 2-13 for power equation.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

		Capacitive Load (pF)	15	25	35	50	75 (max)
ODCXTE01	From: A	$t_{PLH}$	5.118	7.322	9.526	12.832	18.338
	To: PADM	$t_{PHL}$	2.610	3.716	4.823	6.482	9.248
	From: EN	$t_{ZH}$	4.973	7.179	9.385	12.695	18.211
ODCXTE02	To: PADM	$t_{ZL}$	2.567	3.674	4.780	6.440	9.206
	Capacitive Load (pF)		15	50	75	100	150 (max)
	From: A	$t_{PLH}$	2.823	6.653	9.388	12.124	17.594
ODCXTE04	To: PADM	$t_{PHL}$	1.516	3.436	4.807	6.178	8.921
	From: EN	$t_{ZH}$	2.685	6.515	9.250	11.985	17.455
	To: PADM	$t_{ZL}$	1.473	3.393	4.765	6.137	8.880
ODCXTE08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	1.719	3.631	6.364	11.829	17.294
	To: PADM	$t_{PHL}$	1.008	1.964	3.329	6.059	8.789
ODCXTE08	From: EN	$t_{ZH}$	1.581	3.493	6.225	11.690	17.154
	To: PADM	$t_{ZL}$	0.962	1.919	3.285	6.017	8.749
	From: A	$t_{PLH}$	1.216	2.170	3.533	6.260	8.986
ODCXTE08	To: PADM	$t_{PHL}$	0.814	1.289	1.967	3.323	4.680
	From: EN	$t_{ZH}$	1.077	2.031	3.394	6.120	8.845
	To: PADM	$t_{ZL}$	0.756	1.237	1.921	3.282	4.633

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

### Tristate Timing


Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

From	To	Parameter	Cell			
			ODCXTE01	ODCXTE02	ODCXTE04	ODCXTE08
EN	PADM	$t_{HZ}$ $t_{LZ}$	0.620 0.415	0.739 0.441	0.991 0.495	1.637 0.595

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

ODCXXExx is a family of 1 to 24 mA, non-inverting, CMOS-level, tristate output buffer pieces with active low enables.

Logic Symbol	Truth Table												
	<table border="1"> <thead> <tr> <th>EN</th> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>Z</td> </tr> </tbody> </table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

### HDL Syntax

Verilog ..... ODCXXExx *inst\_name* (PADM, A, EN);  
 VHDL..... *inst\_name*: ODCXXExx port map (PADM, A, EN);

### Pin Loading

Pin Name	Load						
	ODCXXE01	ODCXXE02	ODCXXE04	ODCXXE08	ODCXXE12	ODCXXE16	ODCXXE24
A (eq-load)	6.7	9.6	9.6	2.4	5.2	5.2	5.2
EN (eq-load)	4.5	6.0	6.0	5.5	7.6	7.6	7.6
PADM (pF)	5.00	5.00	5.01	5.02	5.04	5.06	5.06

### Power Characteristics

Cell	Output Drive (mA)	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA)	$EOL_{pd}$ (Eq-load)
ODCXXE01	1	100.935	213.7
ODCXXE02	2	104.440	225.5
ODCXXE04	4	104.440	237.0
ODCXXE08	8	118.795	292.9
ODCXXE12	12	129.838	329.3
ODCXXE16	16	129.838	352.5
ODCXXE24	24	129.838	368.9

a. See page 2-13 for power equation.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

Capacitive Load (pF)		15	25	35	50	75 (max)
ODCXXE01	From: A To: PADM $t_{PLH}$	4.269 2.916	6.471 4.308	8.674 5.699	11.978 7.786	17.484 11.265
	From: EN To: PADM $t_{ZL}$	4.351 2.910	6.554 4.302	8.756 5.693	12.059 7.781	17.565 11.260
ODCXXE02	Capacitive Load (pF)	15	50	75	100	150 (max)
	From: A To: PADM $t_{PLH}$	2.207 1.563	6.035 3.999	8.770 5.740	11.504 7.480	16.973 10.960
ODCXXE04	From: EN To: PADM $t_{ZL}$	2.313 1.559	6.135 3.996	8.865 5.736	11.595 7.477	17.055 10.958
	Capacitive Load (pF)	15	50	100	200	300 (max)
ODCXXE08	From: A To: PADM $t_{PLH}$	1.256 1.036	3.165 2.269	5.893 4.025	11.349 7.515	16.806 10.978
	From: EN To: PADM $t_{ZL}$	1.358 1.026	3.267 2.261	5.995 4.019	11.450 7.511	16.906 10.973
ODCXXE12	Capacitive Load (pF)	15	50	100	200	300 (max)
	From: A To: PADM $t_{PLH}$	0.778 0.617	1.414 1.023	2.324 1.599	4.143 2.740	5.962 3.865
ODCXXE16	From: EN To: PADM $t_{ZL}$	0.712 0.640	1.348 1.047	2.258 1.624	4.077 2.766	5.896 3.890
	Capacitive Load (pF)	15	50	100	200	300 (max)
ODCXXE24	From: A To: PADM $t_{PLH}$	0.723 0.598	1.210 0.913	1.906 1.358	3.299 2.226	4.691 3.068
	From: EN To: PADM $t_{ZL}$	0.656 0.620	1.143 0.938	1.840 1.384	3.233 2.255	4.626 3.094
	Capacitive Load (pF)	15	50	100	200	300 (max)
	From: A To: PADM $t_{PLH}$	0.730 0.575	1.216 0.805	1.912 1.123	3.302 1.722	4.693 2.272
	From: EN To: PADM $t_{ZL}$	0.655 0.600	1.143 0.832	1.839 1.151	3.232 1.752	4.625 2.301

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**AMI350XXPF 0.35 micron CMOS Pad Library**
**Tristate Timing**


 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

From	To	Parameter	Cell						
			ODCXXE01	ODCXXE02	ODCXXE04	ODCXXE08	ODCXXE12	ODCXXE16	ODCXXE24
EN	PADM	$t_{HZ}$ $t_{LZ}$	0.613 0.234	0.504 0.198	0.630 0.266	0.403 0.479	0.381 0.523	0.433 0.566	0.433 0.626

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

ODCXXXxx is a family of 1 to 24 mA, non-inverting, CMOS-level output buffer pieces.

Logic Symbol	Truth Table						
	<table border="1"> <thead> <tr> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	PADM	L	L	H	H
A	PADM						
L	L						
H	H						

### HDL Syntax

Verilog ..... ODCXXXxx *inst\_name* (PADM, A);

VHDL ..... *inst\_name*: ODCXXXxx port map (PADM, A);

### Pin Loading

Pin Name	Load						
	ODCXXX01	ODCXXX02	ODCXXX04	ODCXXX08	ODCXXX12	ODCXXX16	ODCXXX24
A (eq-load)	4.6	4.6	7.4	10.1	10.1	10.1	10.1

### Power Characteristics

Cell	Output Drive (mA)	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$EQL_{pd}$ (Eq-load)
ODCXXX01	1	98.533	206.8
ODCXXX02	2	98.533	213.2
ODCXXX04	4	100.741	224.9
ODCXXX08	8	102.950	249.5
ODCXXX12	12	102.950	273.4
ODCXXX16	16	102.950	296.7
ODCXXX24	24	102.950	313.1

a. See page 2-13 for power equation.

**AMI350XXPF 0.35 micron CMOS Pad Library**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

	Capacitive Load (pF)		15	25	35	50	75 (max)
	From: A	$t_{PLH}$	4.203	6.404	8.605	11.907	17.411
	To: PADM	$t_{PHL}$	2.766	4.156	5.546	7.632	11.108
	Capacitive Load (pF)		15	50	75	100	150 (max)
	From: A	$t_{PLH}$	2.227	6.052	8.784	11.517	16.983
	To: PADM	$t_{PHL}$	1.579	4.011	5.748	7.486	10.960
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	1.194	3.104	5.834	11.293	16.753
	To: PADM	$t_{PHL}$	0.892	2.110	3.849	7.326	10.804
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	0.708	1.667	3.037	5.778	8.518
	To: PADM	$t_{PHL}$	0.575	1.181	2.043	3.757	5.458
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	0.602	1.237	2.143	3.956	5.769
	To: PADM	$t_{PHL}$	0.560	0.970	1.550	2.693	3.814
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	0.577	1.062	1.755	3.140	4.525
	To: PADM	$t_{PHL}$	0.578	0.902	1.355	2.231	3.065
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	0.621	1.102	1.791	3.177	4.575
	To: PADM	$t_{PHL}$	0.526	0.801	1.119	1.693	2.267

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

# ODPHT66



## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

ODPHT66 is a 3.3v drive ONLY, (33/66) MHz PSEUDO PCI compliant, 5V-Tolerant, non-inverting, tri-state buffer pad piece with controlled slew rate output. There is no high clamp diode ( $I_{ch}$ ) in this cell.

Logic Symbol	Truth Table	Pin Loading																				
	<table border="1"> <thead> <tr> <th>EN</th> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>Z</td> </tr> </tbody> </table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z	<table border="1"> <thead> <tr> <th></th> <th>Load</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>6.2 eql</td> </tr> <tr> <td>EN</td> <td>8.5 eql</td> </tr> <tr> <td>PADM</td> <td>5.05 pF</td> </tr> </tbody> </table>		Load	A	6.2 eql	EN	8.5 eql	PADM	5.05 pF
EN	A	PADM																				
L	L	L																				
L	H	H																				
H	X	Z																				
	Load																					
A	6.2 eql																					
EN	8.5 eql																					
PADM	5.05 pF																					

### HDL Syntax

Verilog ..... ODPHT66 *inst\_name* (PADM, A, EN);  
 VHDL..... *inst\_name*: ODPHT66 port map (PADM, A, EN);

### Power Characteristics

Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ C$ )	107.392	nA
$EQL_{pd}$	356.3	Eq-load

See page 2-13 for power equation.

### Propagation Delays

Conditions:  $T_J = 25^\circ C$ ,  $V_{DD} = 3.3V$ , Typical Process


From	To	Parameter	Capacitive Load (pF)				
			15	50	100	200	300 (max)
A	PADM	$t_{PLH}$	1.315	2.161	3.351	5.660	7.877
		$t_{PHL}$	1.407	2.295	3.541	5.955	8.265
EN	PADM	$t_{HZ}$	2.480				
		$t_{LZ}$	0.421				
		$t_{ZH}$	1.384	2.227	3.412	5.713	7.923
		$t_{ZL}$	1.391	2.285	3.538	5.963	8.278

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

ODPHXE66 is a 3.3v drive ONLY, NON-5V tolerant, (33/66) MHz, PCI compliant, non-inverting, tri-state buffer piece with controlled slew rate output.

Logic Symbol	Truth Table	Pin Loading																				
	<table border="1"> <thead> <tr> <th>EN</th> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>Z</td> </tr> </tbody> </table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z	<table border="1"> <thead> <tr> <th></th> <th>Load</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>9.1 eql</td> </tr> <tr> <td>EN</td> <td>9.2 eql</td> </tr> <tr> <td>PADM</td> <td>5.03 pF</td> </tr> </tbody> </table>		Load	A	9.1 eql	EN	9.2 eql	PADM	5.03 pF
EN	A	PADM																				
L	L	L																				
L	H	H																				
H	X	Z																				
	Load																					
A	9.1 eql																					
EN	9.2 eql																					
PADM	5.03 pF																					

### HDL Syntax

Verilog ..... ODPHXE66 *inst\_name* (PADM, A, EN);  
 VHDL..... *inst\_name*: ODPHXE66 port map (PADM, A, EN);

### Power Characteristics

Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ C$ )	106.268	nA
$EQL_{pd}$	384.4	Eq-load

See page 2-13 for power equation.

### Propagation Delays

Conditions:  $T_J = 25^\circ C$ ,  $V_{DD} = 3.3V$ , Typical Process

From	To	Parameter	Capacitive Load (pF)				
			15	50	100	200	300 (max)
A	PADM	$t_{PLH}$	0.975	1.838	3.034	5.293	7.376
		$t_{PHL}$	1.112	1.835	2.809	4.552	6.023
EN	PADM	$t_{HZ}$	1.734				
		$t_{LZ}$	0.937				
		$t_{ZH}$	1.118	1.959	3.127	5.351	7.423
		$t_{ZL}$	1.224	2.041	3.025	4.610	6.166

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

# ODQFE01M



## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

ODQFE01M is a fundamental mode, enabled crystal oscillator, output driver pad piece that runs over a frequency range of 32 kHz - 1 MHz. QI is the input from IDQC3. E is the oscillator high input enable. PADM is the bond pad to Xtal-out.

Logic Symbol	Logic Schematic																		
<b>Truth Table</b>	<b>Pin Loading</b>																		
<table border="1"><thead><tr><th>PADM</th><th>E</th><th>QI</th></tr></thead><tbody><tr><td>L</td><td>H</td><td>H</td></tr><tr><td>H</td><td>H</td><td>L</td></tr><tr><td>H</td><td>L</td><td>X</td></tr></tbody></table>	PADM	E	QI	L	H	H	H	H	L	H	L	X	<table border="1"><thead><tr><th></th><th>Load</th></tr></thead><tbody><tr><td>E</td><td>4.3 eql</td></tr><tr><td>QI</td><td>3.2 eql</td></tr></tbody></table>		Load	E	4.3 eql	QI	3.2 eql
PADM	E	QI																	
L	H	H																	
H	H	L																	
H	L	X																	
	Load																		
E	4.3 eql																		
QI	3.2 eql																		

### HDL Syntax

Verilog ..... ODQFE01M *inst\_name* (PADM, E, QI);  
VHDL ..... *inst\_name*: ODQFE01M port map (PADM, E, QI);

### Power Characteristics

Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ C$ )	98.534	nA
$EQL_{pd}$	211.1	Eq-load

See page 2-13 for power equation.

**AMI350XXPF 0.35 micron CMOS Pad Library**
**Propagation Delays**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

From	Delay (ns) To	Parameter	Capacitive Load (pF)				
			15	25	35	50	75 (max)
E	PADM	$t_{PLH}$	4.415	6.616	8.818	12.120	17.624
		$t_{PHL}$	3.241	4.631	6.022	8.108	11.585
QI	PADM	$t_{PLH}$	4.470	6.672	8.875	12.178	17.684
		$t_{PHL}$	3.270	4.657	6.044	8.125	11.593

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**Design Notes:**

The ODQFE01M is the output cell of a two cell oscillator circuit. The QI pin is to be connected to the QO pin of the IDQS3 oscillator input receiver piece. Two package pins are required to create a complete oscillator.

# ODQFE20M



## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

ODQFE20M is a fundamental mode, enabled crystal oscillator, output buffer pad piece that runs over a frequency range of 1 MHz - 20 MHz. QI is the input from IDQC3. E is the oscillator high input enable. PADM is the bond pad to the Xtal-out.

Logic Symbol	Logic Schematic																		
<b>Truth Table</b>	<b>Pin Loading</b>																		
<table border="1"><thead><tr><th>PADM</th><th>E</th><th>QI</th></tr></thead><tbody><tr><td>H</td><td>L</td><td>X</td></tr><tr><td>H</td><td>H</td><td>L</td></tr><tr><td>L</td><td>H</td><td>H</td></tr></tbody></table>	PADM	E	QI	H	L	X	H	H	L	L	H	H	<table border="1"><thead><tr><th></th><th>Load</th></tr></thead><tbody><tr><td>E</td><td>7.6 eql</td></tr><tr><td>QI</td><td>6.3 eql</td></tr></tbody></table>		Load	E	7.6 eql	QI	6.3 eql
PADM	E	QI																	
H	L	X																	
H	H	L																	
L	H	H																	
	Load																		
E	7.6 eql																		
QI	6.3 eql																		

### HDL Syntax

Verilog ..... ODQFE20M *inst\_name* (PADM, E, QI);  
VHDL..... *inst\_name*: ODQFE20M port map (PADM, E, QI);

### Power Characteristics

Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ C$ )	98.719	nA
$EQL_{pd}$	227.7	Eq-load

See page 2-13 for power equation.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Propagation Delays

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

From	Delay (ns)	To	Parameter	Capacitive Load (pF)				
				15	50	75	100	150 (max)
E		PADM	$t_{PLH}$	2.678	6.499	9.228	11.957	17.417
			$t_{PHL}$	1.470	3.904	5.642	7.381	10.858
QI		PADM	$t_{PLH}$	2.127	5.950	8.681	11.411	16.873
			$t_{PHL}$	1.485	3.922	5.661	7.400	10.873

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

### Design Notes:

The ODQFE20M is the output cell of a two cell oscillator circuit. The QI pin is to be connected to the QO pin of the IDQC3 oscillator input receiver piece. Two package pins are required to create a complete oscillator.

# ODQTE60M



## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

ODQTE60M is an third-overtone mode, enabled crystal oscillator, output driver pad piece that runs over a frequency range of 20 - 60 MHz. QI is the input from the IDQC3. E is the oscillator high input enable. PADM is the bond pad to Xtal-out.

Logic Symbol	Logic Schematic																		
<b>Truth Table</b>	<b>Pin Loading</b>																		
<table border="1"><thead><tr><th>PADM</th><th>E</th><th>QI</th></tr></thead><tbody><tr><td>H</td><td>L</td><td>X</td></tr><tr><td>H</td><td>H</td><td>L</td></tr><tr><td>L</td><td>H</td><td>H</td></tr></tbody></table>	PADM	E	QI	H	L	X	H	H	L	L	H	H	<table border="1"><thead><tr><th></th><th>Load</th></tr></thead><tbody><tr><td>E</td><td>7.6 eql</td></tr><tr><td>QI</td><td>6.3 eql</td></tr></tbody></table>		Load	E	7.6 eql	QI	6.3 eql
PADM	E	QI																	
H	L	X																	
H	H	L																	
L	H	H																	
	Load																		
E	7.6 eql																		
QI	6.3 eql																		

### HDL Syntax

Verilog ..... ODQTE60M *inst\_name* (PADM, E, QI);  
VHDL..... *inst\_name*: ODQTE60M port map (PADM, E, QI);

### Power Characteristics

Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ C$ )	98.719	nA
$EQL_{pd}$	239.2	Eq-load

See page 2-13 for power equation.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Propagation Delays

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

From	Delay (ns)	To	Capacitive Load (pF)				
			15	50	100	200	300 (max)
E	$t_{PLH}$	PADM	1.818	3.729	6.459	11.918	17.378
			0.869	2.085	3.824	7.300	10.777
QI	$t_{PLH}$	PADM	1.166	3.077	5.806	11.264	16.722
			0.916	2.137	3.880	7.362	10.836

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


### Design Notes:

The ODQTE60M is the output cell of a two cell oscillator circuit. The QI pin is to be connected to the QO pin of the IDQC3 oscillator input receiver piece. Two package pins are required to create a complete oscillator.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

ODQXXX00 is a non-buffered, resistive analog crystal oscillator output pad piece with ESD protection.

Logic Symbol	Truth Table	Pin Loading										
	<table border="1"> <thead> <tr> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	PADM	L	L	H	H	<table border="1"> <thead> <tr> <th>A</th> <th>Load</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>2.3 eql</td> </tr> </tbody> </table>	A	Load	A	2.3 eql
A	PADM											
L	L											
H	H											
A	Load											
A	2.3 eql											

### HDL Syntax

Verilog ..... ODQXXX00 *inst\_name* (PADM, A);

VHDL ..... *inst\_name*: ODQXXX00 port map (PADM, A);

### Power Characteristics


Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ )	96.229	nA
$EQL_{pd}$	196.0	Eq-load

See page 2-13 for power equation.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

ODVHTExx is a 8 mA, 5 volt tolerant , high performance, non-inverting, LVTTL-level, tristate output buffer piece with active low enable output.

Logic Symbol	Truth Table												
	<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th style="text-align: center;">EN</th> <th style="text-align: center;">A</th> <th style="text-align: center;">PADM</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">L</td> <td style="text-align: center;">L</td> <td style="text-align: center;">L</td> </tr> <tr> <td style="text-align: center;">L</td> <td style="text-align: center;">H</td> <td style="text-align: center;">H</td> </tr> <tr> <td style="text-align: center;">H</td> <td style="text-align: center;">X</td> <td style="text-align: center;">Z</td> </tr> </tbody> </table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

### HDL Syntax

Verilog ..... ODVHTExx *inst\_name* (PADM, A, EN);  
 VHDL..... *inst\_name*: ODVHTExx port map (PADM, A, EN);

### Pin Loading

Pin Name	Load
	ODVHTE08
A (eq-load)	2.4
EN (eq-load)	7.9
PADM (pF)	5.05

### Power Characteristics

Cell	Output Drive (mA)	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA)	$EQL_{pd}$ (Eq-load)
ODVHTE08	8	116.610	393.6

a. See page 2-13 for power equation.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

ODVHTE08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	1.109	1.903	3.037	5.305	7.573
	To: PADM	$t_{PHL}$	0.862	1.430	2.242	3.866	5.490
	From: EN	$t_{ZH}$	0.970	1.764	2.897	5.165	7.432
	To: PADM	$t_{ZL}$	0.805	1.378	2.195	3.824	5.444

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

### Tristate Timing


Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

From	To	Parameter	Cell
			ODVHTE08
EN	PADM	$t_{HZ}$ $t_{LZ}$	1.577 0.578

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

ODVHXExx is a family of 8 to 24 mA, non-inverting. TTL-level, tristate output buffer pieces with active low enable outputs.

Logic Symbol	Truth Table												
	<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th style="text-align: center;">EN</th> <th style="text-align: center;">A</th> <th style="text-align: center;">PADM</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">L</td> <td style="text-align: center;">L</td> <td style="text-align: center;">L</td> </tr> <tr> <td style="text-align: center;">L</td> <td style="text-align: center;">H</td> <td style="text-align: center;">H</td> </tr> <tr> <td style="text-align: center;">H</td> <td style="text-align: center;">X</td> <td style="text-align: center;">Z</td> </tr> </tbody> </table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

### HDL Syntax

Verilog ..... ODVHXExx *inst\_name* (PADM, A, EN);  
 VHDL..... *inst\_name*: ODVHXExx port map (PADM, A, EN);

### Pin Loading

Pin Name	Load			
	ODVHXEODVHTE12	ODVHXE12	ODVHXE16	ODVHXE24
A (eq-load)	5.2	5.2	5.2	5.2
EN (eq-load)	7.6	7.6	7.6	7.6
PADM (pF)	5.02	5.04	5.06	5.06

### Power Characteristics

Cell	Output Drive (mA)	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA)	$EQL_{pd}$ (Eq-load)
ODVHXE08	8	129.838	305.4
ODVHXE12	12	129.838	329.3
ODVHXE16	16	129.838	352.6
ODVHXE24	24	129.838	369.0

a. See page 2-13 for power equation.

**AMI350XXPF 0.35 micron CMOS Pad Library****Propagation Delays (ns)**Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

		Capacitive Load (pF)		15	50	100	200	300 (max)
ODVH <del>X</del> E08	From: A	$t_{PLH}$	0.824	1.622	2.762	5.041	7.321	
	To: PADM	$t_{PHL}$	0.735	1.453	2.478	4.530	6.581	
ODVH <del>X</del> E12	From: EN	$t_{ZH}$	0.758	1.556	2.696	4.976	7.256	
	To: PADM	$t_{ZL}$	0.760	1.478	2.504	4.556	6.607	
ODVH <del>X</del> E16	Capacitive Load (pF)		15	50	100	200	300 (max)	
	From: A	$t_{PLH}$	0.709	1.239	1.995	3.507	5.020	
ODVH <del>X</del> E24	To: PADM	$t_{PHL}$	0.652	1.134	1.821	3.185	4.538	
	From: EN	$t_{ZH}$	0.643	1.173	1.929	3.441	4.954	
	To: PADM	$t_{ZL}$	0.676	1.159	1.847	3.212	4.563	
ODVH <del>X</del> E16	Capacitive Load (pF)		15	50	100	200	300 (max)	
	From: A	$t_{PLH}$	0.664	1.068	1.644	2.798	3.951	
ODVH <del>X</del> E24	To: PADM	$t_{PHL}$	0.621	0.992	1.518	2.554	3.568	
	From: EN	$t_{ZH}$	0.597	1.001	1.578	2.732	3.886	
	To: PADM	$t_{ZL}$	0.643	1.016	1.544	2.582	3.593	
ODVH <del>X</del> E24	Capacitive Load (pF)		15	50	100	200	300 (max)	
	From: A	$t_{PLH}$	0.670	1.073	1.649	2.802	3.954	
ODVH <del>X</del> E24	To: PADM	$t_{PHL}$	0.592	0.856	1.224	1.930	2.596	
	From: EN	$t_{ZH}$	0.597	1.001	1.578	2.732	3.886	
	To: PADM	$t_{ZL}$	0.615	0.881	1.252	1.959	2.623	

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


**Tristate Timing**Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

From	To	Delay (ns)	Cell			
			ODVH <del>X</del> E08	ODVH <del>X</del> E12	ODVH <del>X</del> E16	ODVH <del>X</del> E24
EN	PADM	$t_{HZ}$	0.318	0.361	0.409	0.409
		$t_{LZ}$	0.465	0.508	0.544	0.598

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

ODVHXXxx is a family of 4 to 24 mA, non-inverting, LVTTL-level, output buffer pieces.

Logic Symbol	Truth Table						
	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td style="padding: 2px;">A</td> <td style="padding: 2px;">PADM</td> </tr> <tr> <td style="padding: 2px;">L</td> <td style="padding: 2px;">L</td> </tr> <tr> <td style="padding: 2px;">H</td> <td style="padding: 2px;">H</td> </tr> </table>	A	PADM	L	L	H	H
A	PADM						
L	L						
H	H						

### HDL Syntax

Verilog ..... ODVHXXxx *inst\_name* (PADM, A);

VHDL..... *inst\_name*: ODVHXXxx port map (PADM, A);

### Pin Loading

Pin Name	Load			
	ODVHXX08	ODVHXX12	ODVHXX16	ODVHXX24
A (eq-load)	18.9	18.9	18.9	18.9

### Power Characteristics

Cell	Output Drive (mA)	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$EQL_{pd}$ (Eq-load)
ODVHXX08	8	109.576	254.3
ODVHXX12	12	109.576	278.2
ODVHXX16	16	109.576	301.4
ODVHXX24	24	109.576	317.8

a. See page 2-13 for power equation.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process


	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	0.551	1.349	2.489	4.768	7.047
ODVHXX08	To: PADM	$t_{PLH}$	0.533	1.251	2.277	4.329	6.381
	Capacitive Load (pF)		15	50	100	200	300 (max)
ODVHXX12	From: A	$t_{PLH}$	0.445	0.974	1.729	3.241	4.752
	To: PADM	$t_{PLH}$	0.459	0.935	1.615	2.974	4.333
ODVHXX16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	0.405	0.808	1.384	2.535	3.687
ODVHXX24	To: PADM	$t_{PLH}$	0.433	0.798	1.316	2.344	3.362
	Capacitive Load (pF)		15	50	100	200	300 (max)
ODVHXX24	From: A	$t_{PLH}$	0.433	0.835	1.408	2.554	3.701
	To: PADM	$t_{PLH}$	0.377	0.630	0.985	1.680	2.354

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

ODVSTExx is a family of 4 to 8 mA, 5 volt tolerant, non-inverting, LVTTL-level, tristate output buffer pieces with active low enables and controlled slew rate outputs.

Logic Symbol	Truth Table												
	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th style="text-align: center;">EN</th> <th style="text-align: center;">A</th> <th style="text-align: center;">PADM</th> </tr> <tr> <td style="text-align: center;">L</td> <td style="text-align: center;">L</td> <td style="text-align: center;">L</td> </tr> <tr> <td style="text-align: center;">L</td> <td style="text-align: center;">H</td> <td style="text-align: center;">H</td> </tr> <tr> <td style="text-align: center;">H</td> <td style="text-align: center;">X</td> <td style="text-align: center;">Z</td> </tr> </table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

### HDL Syntax

Verilog ..... ODVSTExx *inst\_name* (PADM, A, EN);  
 VHDL..... *inst\_name*: ODVSTExx port map (PADM, A, EN);

### Pin Loading

Pin Name	Load	
	ODVSTE04	ODVSTE08
A (eq-load)	2.4	2.4
EN (eq-load)	7.9	7.9
PADM (pF)	5.05	5.05

### Power Characteristics

Cell	Output Drive (mA)	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA)	$EQL_{pd}$ (Eq-load)
ODVSTE04	4	113.300	482.4
ODVSTE08	8	113.300	501.5

a. See page 2-13 for power equation.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

ODVSTE04	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	2.872	4.568	6.955	11.603	16.084
	To: PADM	$t_{PHL}$	2.313	3.851	5.770	9.051	12.356
ODVSTE08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	2.241	3.289	4.608	6.894	9.210
	To: PADM	$t_{PHL}$	1.910	2.920	4.026	5.861	7.464
ODVSTE08	From: EN	$t_{ZH}$	2.062	3.107	4.425	6.716	9.039
	To: PADM	$t_{ZL}$	1.492	2.798	3.925	5.704	7.423

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

### Tristate Timing


Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

From	To	Parameter	Cell	
			ODVSTE04	ODVSTE08
EN	PADM	$t_{HZ}$ $t_{LZ}$	8.406 0.697	9.238 0.798

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

ODVXTExx is a family of 1 to 8 mA, 5-volt tolerant, non-inverting, LVTTL-level, tristate output buffer pieces with active low enable.

Logic Symbol	Truth Table												
	<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th style="text-align: center;">EN</th> <th style="text-align: center;">A</th> <th style="text-align: center;">PADM</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">L</td> <td style="text-align: center;">L</td> <td style="text-align: center;">L</td> </tr> <tr> <td style="text-align: center;">L</td> <td style="text-align: center;">H</td> <td style="text-align: center;">H</td> </tr> <tr> <td style="text-align: center;">H</td> <td style="text-align: center;">X</td> <td style="text-align: center;">Z</td> </tr> </tbody> </table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

### HDL Syntax

Verilog ..... ODVXTExx *inst\_name* (PADM, A, EN);  
 VHDL..... *inst\_name*: ODVXTExx port map (PADM, A, EN);

### Pin Loading

Pin Name	Load			
	ODVXTE01	ODVXTE02	ODVXTE04	ODVXTE08
A (eq-load)	2.4	2.4	2.4	2.4
EN (eq-load)	7.9	7.9	7.9	7.9
PADM (pF)	5.05	5.05	5.05	5.05

### Power Characteristics

Cell	Output Drive (mA)	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA)	$EQL_{pd}$ (Eq-load)
ODVXTE01	1	116.610	360.6
ODVXTE02	2	116.610	365.1
ODVXTE04	4	116.610	374.4
ODVXTE08	8	116.610	393.5

a. See page 2-13 for power equation.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

		Capacitive Load (pF)	15	25	35	50	75 (max)
ODVXTE01	From: A	$t_{PLH}$	4.343	6.179	8.016	10.771	15.363
	To: PADM	$t_{PHL}$	3.072	4.393	5.714	7.695	10.998
ODVXTE02	From: EN	$t_{ZH}$	4.208	6.044	7.881	10.635	15.226
	To: PADM	$t_{ZL}$	3.031	4.352	5.672	7.653	10.955
		Capacitive Load (pF)	15	50	75	100	150 (max)
ODVXTE02	From: A	$t_{PLH}$	2.442	5.629	7.905	10.182	14.734
	To: PADM	$t_{PHL}$	1.739	4.038	5.680	7.322	10.606
ODVXTE04	From: EN	$t_{ZH}$	2.305	5.491	7.767	10.043	14.595
	To: PADM	$t_{ZL}$	1.695	3.995	5.637	7.280	10.566
		Capacitive Load (pF)	15	50	100	200	300 (max)
ODVXTE04	From: A	$t_{PLH}$	1.527	3.118	5.390	9.934	14.479
	To: PADM	$t_{PHL}$	1.119	2.264	3.899	7.169	10.440
ODVXTE08	From: EN	$t_{ZH}$	1.388	2.979	5.251	9.795	14.339
	To: PADM	$t_{ZL}$	1.072	2.218	3.854	7.127	10.400
		Capacitive Load (pF)	15	50	100	200	300 (max)
ODVXTE08	From: A	$t_{PLH}$	1.118	1.912	3.046	5.315	7.583
	To: PADM	$t_{PHL}$	0.868	1.437	2.249	3.873	5.498
ODVXTE08	From: EN	$t_{ZH}$	0.978	1.772	2.906	5.174	7.442
	To: PADM	$t_{ZL}$	0.810	1.385	2.203	3.832	5.452

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

### Tristate Timing


Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

From	To	Parameter	Cell			
			ODVXTE01	ODVXTE02	ODVXTE04	ODVXTE08
EN	PADM	$t_{HZ}$ $t_{LZ}$	0.620 0.415	0.739 0.441	0.991 0.495	1.638 0.594

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

ODVSXExx is a family of 4 to 24 mA, non-inverting, LVTTL-level, tristate output buffer pieces with active low enables and controlled slew rate outputs.

Logic Symbol	Truth Table												
	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th style="width: 40px;">EN</th> <th style="width: 40px;">A</th> <th style="width: 40px;">PADM</th> </tr> <tr> <td style="text-align: center;">L</td> <td style="text-align: center;">L</td> <td style="text-align: center;">L</td> </tr> <tr> <td style="text-align: center;">L</td> <td style="text-align: center;">H</td> <td style="text-align: center;">H</td> </tr> <tr> <td style="text-align: center;">H</td> <td style="text-align: center;">X</td> <td style="text-align: center;">Z</td> </tr> </table>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

### HDL Syntax

Verilog ..... ODVSXExx *inst\_name* (PADM, A, EN);

VHDL..... *inst\_name*: ODVSXExx port map (PADM, A, EN);

### Pin Loading

Pin Name	Load				
	ODVSXE04	ODVSXE08	ODVSXE12	ODVSXE16	ODVSXE24
A (eq-load)	2.4	2.5	2.4	2.4	2.4
EN (eq-load)	6.2	6.2	6.2	6.2	6.2
PADM (pF)	5.01	5.02	5.04	5.06	5.06

### Power Characteristics

Cell	Output Drive (mA)	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$EQL_{pd}$ (Eq-load)
ODVSXE04	4	113.278	372.2
ODVSXE08	8	113.278	395.0
ODVSXE12	12	113.278	419.0
ODVSXE16	16	113.278	442.2
ODVSXE24	24	113.278	458.6

a. See page 2-13 for power equation.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

Pad Logic	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	2.279	4.028	6.473	11.168	15.604
	To: PADM	$t_{PHL}$	2.424	4.550	6.855	11.018	15.307
	From: EN	$t_{ZH}$	2.213	3.916	6.311	10.969	15.450
ODVSXE04	To: PADM	$t_{ZL}$	2.713	4.497	6.823	11.029	15.255
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	1.793	2.827	4.111	6.502	8.723
	To: PADM	$t_{PHL}$	1.871	3.225	4.523	6.713	8.842
ODVSXE08	From: EN	$t_{ZH}$	1.733	2.756	4.061	6.366	8.706
	To: PADM	$t_{ZL}$	2.174	3.327	4.642	6.736	8.929
	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	1.501	2.393	3.428	5.010	6.580
ODVSXE12	To: PADM	$t_{PHL}$	1.736	2.831	3.872	5.512	6.930
	From: EN	$t_{ZH}$	1.626	2.416	3.368	4.925	6.503
	To: PADM	$t_{ZL}$	2.049	2.964	4.003	5.522	6.995
	Capacitive Load (pF)		15	50	100	200	300 (max)
ODVSXE16	From: A	$t_{PLH}$	1.443	2.232	3.121	4.397	5.613
	To: PADM	$t_{PHL}$	1.541	2.575	3.564	4.890	6.053
	From: EN	$t_{ZH}$	1.597	2.296	3.105	4.335	5.542
	To: PADM	$t_{ZL}$	2.014	2.831	3.736	4.987	6.148
ODVSXE24	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	1.436	2.225	3.114	4.394	5.610
	To: PADM	$t_{PHL}$	1.383	2.313	3.177	4.241	5.179
	From: EN	$t_{ZH}$	1.596	2.295	3.105	4.335	5.542
	To: PADM	$t_{ZL}$	1.978	2.667	3.420	4.417	5.281

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

### Tristate Timing


Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

From	To	Parameter	Cell				
			ODVSXE04	ODVSXE08	ODVSXE12	ODVSXE16	ODVSXE24
EN	PADM	$t_{HZ}$ $t_{LZ}$	0.515 0.470	0.603 0.515	0.689 0.562	0.779 0.606	0.779 0.668

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

ODVSXNxx is a family of 4 to 24 mA, non-inverting, LVTTL-level, output buffer pieces with N-channel open-drains (pull-down) and controlled slew rate outputs.

Logic Symbol	Truth Table						
	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td style="padding: 2px;">A</td> <td style="padding: 2px;">PADM</td> </tr> <tr> <td style="padding: 2px;">L</td> <td style="padding: 2px;">L</td> </tr> <tr> <td style="padding: 2px;">H</td> <td style="padding: 2px;">Z</td> </tr> </table> <p style="text-align: center;">Z = High Impedance</p>	A	PADM	L	L	H	Z
A	PADM						
L	L						
H	Z						

### HDL Syntax

Verilog ..... ODVSXNxx *inst\_name* (PADM, A);

VHDL..... *inst\_name*: ODVSXNxx port map (PADM, A);

### Pin Loading

Pin Name	Load				
	ODVSXN04	ODVSXN08	ODVSXN12	ODVSXN16	ODVSXN24
A (eq-load)	6.0	6.0	6.0	6.0	6.0
PADM (pF)	5.00	5.00	5.00	5.00	5.00

### Power Characteristics

Cell	Output Drive (mA)	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA)	$EQL_{pd}$ (Eq-load)
ODVSXN04	4	102.953	324.3
ODVSXN08	8	102.953	334.7
ODVSXN12	12	102.953	346.3
ODVSXN16	16	102.953	357.0
ODVSXN24	24	102.953	373.4

a. See page 2-13 for power equation.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	To: PADM	t <sub>ZL</sub>	2.615	4.245	6.517	10.859
ODVSXN08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	To: PADM	t <sub>ZL</sub>	2.083	3.147	4.441	6.570
ODVSXN12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	To: PADM	t <sub>ZL</sub>	1.942	2.814	3.818	5.330
ODVSXN16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	To: PADM	t <sub>ZL</sub>	1.915	2.691	3.566	4.812
ODVSXN24	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	To: PADM	t <sub>ZL</sub>	1.896	2.544	3.266	4.255

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

### Tristate Timing


Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

From	To	Parameter	Cell				
			ODVSXN04	ODVSXN08	ODVSXN12	ODVSXN16	ODVSXN24
A	PADM	t <sub>HZ</sub>	0.190	0.236	0.290	0.341	0.409

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

ODVSXXX is a family of 4 to 24 mA, non-inverting, LVTTL-level, output buffer pieces with controlled slew rate outputs.

Logic Symbol	Truth Table						
 ODVSXXX	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td style="padding: 2px;">A</td> <td style="padding: 2px;">PADM</td> </tr> <tr> <td style="padding: 2px;">L</td> <td style="padding: 2px;">L</td> </tr> <tr> <td style="padding: 2px;">H</td> <td style="padding: 2px;">H</td> </tr> </table>	A	PADM	L	L	H	H
A	PADM						
L	L						
H	H						

### HDL Syntax

Verilog..... ODVSXXX inst\_name (PADM, A);

VHDL..... inst\_name: ODVSXXX port map (PADM, A);

### Pin Loading

Pin Name	Load				
	ODVSXX04	ODVSXX08	ODVSXX12	ODVSXX16	ODVSXX24
A (eq-load)	3.8	3.8	3.8	3.8	3.8

### Power Characteristics

Cell	Output Drive (mA)	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA)	$EQL_{pd}$ (Eq-load)
ODVSXX04	4	110.684	363.2
ODVSXX08	8	110.684	386.0
ODVSXX12	12	110.684	409.9
ODVSXX16	16	110.684	433.2
ODVSXX24	24	110.684	449.6

a. See page 2-13 for power equation.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process


	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	1.918	3.805	6.284	10.819	15.387
ODVSXX04	To: PADM	$t_{PLH}$	2.400	4.371	6.669	10.857	15.127
	Capacitive Load (pF)		15	50	100	200	300 (max)
ODVSXX08	From: A	$t_{PLH}$	1.447	2.549	3.841	6.206	8.470
	To: PADM	$t_{PLH}$	1.657	3.050	4.359	6.553	8.685
ODVSXX12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	1.187	2.085	3.130	4.726	6.294
ODVSXX12	To: PADM	$t_{PLH}$	1.497	2.593	3.677	5.345	6.723
	Capacitive Load (pF)		15	50	100	200	300 (max)
ODVSXX16	From: A	$t_{PLH}$	1.144	1.929	2.820	4.113	5.328
	To: PADM	$t_{PLH}$	1.340	2.338	3.405	4.758	5.937
ODVSXX24	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	1.155	1.933	2.821	4.117	5.331
	To: PADM	$t_{PLH}$	1.265	2.116	3.027	4.154	5.052

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

ODVXXExx is a family of 1 to 24 mA, non-inverting, LVTTL-level, tristate output buffer pieces with active low enables.

Logic Symbol	Truth Table												
 ODVXXExx	<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>EN</th> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>Z</td> </tr> </tbody> </table> <p style="text-align: center;">Z = High Impedance</p>	EN	A	PADM	L	L	L	L	H	H	H	X	Z
EN	A	PADM											
L	L	L											
L	H	H											
H	X	Z											

### HDL Syntax

Verilog ..... ODVXXExx *inst\_name* (PADM, A, EN);  
 VHDL..... *inst\_name*: ODVXXExx port map (PADM, A, EN);

### Pin Loading

Pin Name	Load						
	XXE01	ODVXXE02	ODVXXE04	ODVXXE08	ODVXXE12	ODVXXE16	ODVXXE24
A (eq-load)	6.7	9.6	9.6	2.4	5.2	5.2	5.2
EN (eq-load)	4.5	6.0	6.0	5.5	7.6	7.6	7.6
PADM (pF)	5.00	5.00	5.01	5.02	5.04	5.06	5.06

### Power Characteristics

Cell	Output Drive (mA)	Power Characteristics <sup>a</sup>	
		Static I <sub>DD</sub> (T <sub>J</sub> = 85°C) (nA)	EQL <sub>pd</sub> (Eq-load)
ODVXXE01	1	100.935	213.7
ODVXXE02	2	104.440	225.5
ODVXXE04	4	104.440	237.0
ODVXXE08	8	118.795	292.9
ODVXXE12	12	129.838	329.3
ODVXXE16	16	129.838	352.5
ODVXXE24	24	129.838	368.9

a. See page 2-13 for power equation.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

	Capacitive Load (pF)		15	25	35	50	75 (max)
ODVXXE01	From: A	$t_{PLH}$	3.593	5.424	7.255	10.001	14.579
	To: PADM	$t_{PHL}$	3.420	5.087	6.754	9.255	13.423
	From: EN	$t_{ZH}$	3.676	5.507	7.338	10.084	14.662
	To: PADM	$t_{ZL}$	3.414	5.081	6.749	9.249	13.417
ODVXXE02	Capacitive Load (pF)		15	50	75	100	150 (max)
	From: A	$t_{PLH}$	1.871	5.056	7.332	9.608	14.159
	To: PADM	$t_{PHL}$	1.816	4.734	6.819	8.903	13.072
	From: EN	$t_{ZH}$	1.969	5.153	7.428	9.702	14.251
ODVXXE04	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	1.062	2.653	4.926	9.471	14.016
	To: PADM	$t_{PHL}$	1.165	2.638	4.737	8.915	13.069
	From: EN	$t_{ZH}$	1.181	2.771	5.042	9.583	14.125
ODVXXE08	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	1.011	1.810	2.950	5.230	7.510
	To: PADM	$t_{PHL}$	0.893	1.611	2.637	4.689	6.741
	From: EN	$t_{ZH}$	0.872	1.670	2.810	5.090	7.370
ODVXXE12	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	0.720	1.249	2.006	3.518	5.031
	To: PADM	$t_{PHL}$	0.661	1.145	1.833	3.199	4.550
	From: EN	$t_{ZH}$	0.654	1.184	1.940	3.453	4.966
ODVXXE16	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	0.678	1.082	1.659	2.813	3.967
	To: PADM	$t_{PHL}$	0.632	1.006	1.534	2.572	3.584
	From: EN	$t_{ZH}$	0.607	1.014	1.594	2.749	3.898
ODVXXE24	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	$t_{PLH}$	0.685	1.088	1.664	2.817	3.969
	To: PADM	$t_{PHL}$	0.602	0.869	1.242	1.952	2.616
	From: EN	$t_{ZH}$	0.607	1.014	1.594	2.749	3.898
	To: PADM	$t_{ZL}$	0.627	0.896	1.271	1.982	2.645

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**AMI350XXPF 0.35 micron CMOS Pad Library**
**Tristate Timing**


 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

From	To	Parameter	Cell						
			ODVXXE01	ODVXXE02	ODVXXE04	ODVXXE08	ODVXXE12	ODVXXE16	ODVXXE24
EN	PADM	$t_{HZ}$ $t_{LZ}$	0.613 0.234	0.504 0.198	0.630 0.266	0.403 0.479	0.381 0.523	0.433 0.566	0.433 0.626

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

ODVXXNxx is a family of 1 to 24 mA, non-inverting, LVTTL-level, output buffer pieces with N-channel, open-drains (pull-down).

Logic Symbol	Truth Table						
	<table border="1"> <thead> <tr> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>Z</td> </tr> </tbody> </table> <p>Z = High Impedance</p>	A	PADM	L	L	H	Z
A	PADM						
L	L						
H	Z						

### HDL Syntax

Verilog ..... ODVXXNxx *inst\_name* (PADM, A);

VHDL..... *inst\_name*: ODVXXNxx port map (PADM, A);

### Pin Loading

Pin Name	Load						
	ODVXXN01	ODVXXN02	ODVXXN04	ODVXXN08	ODVXXN12	ODVXXN16	ODVXXN24
A (eq-load)	4.8	4.8	4.8	7.3	7.3	10.2	10.2
PADM (pF)	4.99	5.00	5.00	5.00	5.00	5.00	5.00

### Power Characteristics

Cell	Output Drive (mA)	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$EQL_{pd}$ (Eq-load)
ODVXXN01	1	98.533	201.3
ODVXXN02	2	98.533	204.2
ODVXXN04	4	98.533	210.1
ODVXXN08	8	100.741	221.5
ODVXXN12	12	100.741	233.1
ODVXXN16	16	102.950	244.8
ODVXXN24	24	102.950	261.2

a. See page 2-13 for power equation.

**AMI350XXPF 0.35 micron CMOS Pad Library**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

	Capacitive Load (pF)		15	25	35	50	75 (max)
	From: A	To: PADM	t <sub>ZL</sub>	3.155	4.821	6.488	8.988
<b>ODVXXN02</b>	Capacitive Load (pF)		15	50	75	100	150 (max)
	From: A	To: PADM	t <sub>ZL</sub>	1.681	4.598	6.682	8.766
<b>ODVXXN04</b>	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	To: PADM	t <sub>ZL</sub>	0.996	2.456	4.541	8.712
<b>ODVXXN08</b>	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	To: PADM	t <sub>ZL</sub>	0.566	1.284	2.309	4.359
<b>ODVXXN12</b>	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	To: PADM	t <sub>ZL</sub>	0.490	0.976	1.666	3.033
<b>ODVXXN16</b>	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	To: PADM	t <sub>ZL</sub>	0.399	0.769	1.293	2.326
<b>ODVXXN24</b>	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A	To: PADM	t <sub>ZL</sub>	0.361	0.641	1.003	1.693

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**Tristate Timing**


 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process

Delay (ns) From	To	Parameter	Cell						
			ODVXXN01	ODVXXN02	ODVXXN04	ODVXXN08	ODVXXN12	ODVXXN16	ODVXXN24
A	PADM	t <sub>Hz</sub>	0.139	0.171	0.240	0.218	0.282	0.262	0.320

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

ODVXXXxx is a family of 1 to 24 mA, non-inverting, LVTTL-level output buffer pieces.

Logic Symbol	Truth Table						
	<table border="1"> <thead> <tr> <th>A</th> <th>PADM</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	PADM	L	L	H	H
A	PADM						
L	L						
H	H						

### HDL Syntax

Verilog ..... ODVXXXxx *inst\_name* (PADM, A);

VHDL ..... *inst\_name*: ODVXXXxx port map (PADM, A);

### Pin Loading

Pin Name	Load						
	ODVXXX01	ODVXXX02	ODVXXX04	ODVXXX08	ODVXXX12	ODVXXX16	ODVXXX24
A (eq-load)	4.6	4.6	7.4	10.1	10.1	10.1	10.1

### Power Characteristics

Cell	Output Drive (mA)	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$EQL_{pd}$ (Eq-load)
ODVXXX01	1	98.533	206.8
ODVXXX02	2	98.533	213.2
ODVXXX04	4	100.741	224.9
ODVXXX08	8	102.950	249.5
ODVXXX12	12	102.950	273.4
ODVXXX16	16	102.950	296.7
ODVXXX24	24	102.950	313.1

a. See page 2-13 for power equation.

**AMI350XXPF 0.35 micron CMOS Pad Library**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V}$ , Typical Process


	Capacitive Load (pF)		15	25	35	50	75 (max)
	From: A To: PADM	$t_{PLH}$ $t_{PHL}$	3.528 3.267	5.360 4.932	7.193 6.596	9.941 9.092	14.523 13.253
<b>ODVXXX01</b>	Capacitive Load (pF)		15	50	75	100	150 (max)
	From: A To: PADM	$t_{PLH}$ $t_{PHL}$	1.876 1.836	5.059 4.752	7.333 6.834	9.607 8.917	14.155 13.082
<b>ODVXXX02</b>	Capacitive Load (pF)		15	50	75	100	150 (max)
	From: A To: PADM	$t_{PLH}$ $t_{PHL}$	1.011 1.019	2.600 2.477	4.870 4.561	9.411 8.727	13.952 12.893
<b>ODVXXX04</b>	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	$t_{PLH}$ $t_{PHL}$	0.621 0.642	1.417 1.364	2.556 2.394	4.832 4.447	7.108 6.490
<b>ODVXXX12</b>	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	$t_{PLH}$ $t_{PHL}$	0.542 0.602	1.070 1.092	1.824 1.786	3.332 3.155	4.840 4.497
<b>ODVXXX16</b>	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	$t_{PLH}$ $t_{PHL}$	0.529 0.612	0.931 0.995	1.506 1.534	2.655 2.579	3.803 3.581
<b>ODVXXX24</b>	Capacitive Load (pF)		15	50	100	200	300 (max)
	From: A To: PADM	$t_{PLH}$ $t_{PHL}$	0.575 0.567	0.973 0.843	1.543 1.224	2.691 1.942	3.849 2.602

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

PLD3 is an active pull-down buffer piece.

Logic Symbol	Truth Table	Pin Loading
<p>PLD3</p> 	N/A	N/A

### HDL Syntax

Verilog ..... PLD3 *inst\_name* (PADM);  
VHDL..... *inst\_name*: PLD3 port map (PADM);

### Power Characteristics


Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ C$ )	2.598	nA
$EQL_{pd}$	196.9	Eq-load

See page 2-13 for power equation.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

PLDC is a 5-volt capable (cascode-gate) active pull-down buffer piece.

Logic Symbol	Truth Table	Pin Loading
<b>PLDC</b> 	N/A	N/A

### HDL Syntax

Verilog ..... PLDC *inst\_name* (PADM);  
 VHDL..... *inst\_name*: PLDC port map (PADM);

### Power Characteristics


Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ C$ )	0.448	nA
$EQL_{pd}$	175.9	Eq-load

See page 2-13 for power equation.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

PLDT is a 5-volt tolerant active pull-down buffer piece.

Logic Symbol	Truth Table	Pin Loading
	N/A	N/A

### HDL Syntax

Verilog ..... PLDT *inst\_name* (PADM);  
VHDL..... *inst\_name*: PLDT port map (PADM);

### Power Characteristics


Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ C$ )	0.453	nA
$EQL_{pd}$	176.0	Eq-load

See page 2-13 for power equation.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

PLP3 is a programmable pull-up/pull-down buffer piece.

Logic Symbol	Truth Table	Pin Loading																		
		MA	MB	PADM Function	Load															
	<table border="1"> <thead> <tr> <th>MA</th> <th>MB</th> <th>PADM Function</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>Pull-down</td> </tr> <tr> <td>H</td> <td>H</td> <td>Pull-up</td> </tr> <tr> <td>H</td> <td>L</td> <td>Tristate</td> </tr> <tr> <td>L</td> <td>H</td> <td>Tristate</td> </tr> </tbody> </table>	MA	MB	PADM Function	L	L	Pull-down	H	H	Pull-up	H	L	Tristate	L	H	Tristate				
MA	MB	PADM Function																		
L	L	Pull-down																		
H	H	Pull-up																		
H	L	Tristate																		
L	H	Tristate																		
		MA		2.0 eql																
		MB		2.7 eql																

### HDL Syntax

Verilog ..... PLP3 *inst\_name* (PADM, MA, MB);

VHDL..... *inst\_name*: PLP3 port map (PADM, MA, MB);

### Power Characteristics


Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ C$ )	2.598	nA
$EQL_{pd}$	193.1	Eq-load

See page 2-13 for power equation.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

PLPT is a programmable pull-up/pull-down buffer piece for use in 5 volt tolerant applications.

Logic Symbol	Truth Table	Pin Loading																					
	<table border="1"> <thead> <tr> <th>MA</th> <th>MB</th> <th>PADM Function</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>Pull-down</td> </tr> <tr> <td>H</td> <td>H</td> <td>Pull-up</td> </tr> <tr> <td>H</td> <td>L</td> <td>Tristate</td> </tr> <tr> <td>L</td> <td>H</td> <td>Tristate</td> </tr> </tbody> </table>	MA	MB	PADM Function	L	L	Pull-down	H	H	Pull-up	H	L	Tristate	L	H	Tristate	<table border="1"> <thead> <tr> <th>MA</th> <th>Load</th> </tr> </thead> <tbody> <tr> <td>1.6 eql</td> <td>MA</td> </tr> <tr> <td>1.3 eql</td> <td>MB</td> </tr> </tbody> </table>	MA	Load	1.6 eql	MA	1.3 eql	MB
MA	MB	PADM Function																					
L	L	Pull-down																					
H	H	Pull-up																					
H	L	Tristate																					
L	H	Tristate																					
MA	Load																						
1.6 eql	MA																						
1.3 eql	MB																						

### HDL Syntax

Verilog ..... PLPT *inst\_name* (PADM, MA, MB);

VHDL..... *inst\_name*: PLPT port map (PADM, MA, MB);

### Power Characteristics


Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ C$ )	2.053	nA
$EQL_{pd}$	182.9	Eq-load

See page 2-13 for power equation.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

PLU3 is an active pull-up buffer piece.

Logic Symbol	Truth Table	Pin Loading
	N/A	N/A

### HDL Syntax

Verilog ..... PLU3 *inst\_name* (PADM);  
 VHDL..... *inst\_name*: PLU3 port map (PADM);

### Power Characteristics


Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ C$ )	2.598	nA
$EOL_{pd}$	196.7	Eq-load

See page 2-13 for power equation.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

PLUC is a 5-volt capable (cascode-gate) active pull-up buffer piece.

Logic Symbol	Truth Table	Pin Loading
<p>PLUC</p> 	N/A	N/A

### HDL Syntax

Verilog ..... PLUC *inst\_name* (PADM);  
VHDL..... *inst\_name*: PLUC port map (PADM);

### Power Characteristics


Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ C$ )	0.709	nA
$EQL_{pd}$	171.9	Eq-load

See page 2-13 for power equation.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

PLUT is a 5-volt tolerant active pull-up buffer piece.

Logic Symbol	Truth Table	Pin Loading
	N/A	N/A

### HDL Syntax

Verilog ..... PLUT *inst\_name* (PADM);  
 VHDL..... *inst\_name*: PLUT port map (PADM);

### Power Characteristics


Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ C$ )	0.709	nA
$EOL_{pd}$	171.9	Eq-load

See page 2-13 for power equation.

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

PWRPAD is a generic power pad used to define the connection of a chip power pin to logical buses in the device. For more information on power and ground buses, as well as PWRPAD usage see “Interconnect Load Estimation” on page 2-15.



PWRPAD has the following parameters:

- LVDD: this parameter receives a string value that defines the name of the power supply that PWRPAD drives.
- CONTACT: this parameter receives a string value that defines the logical buses that PWRPAD connects to.

### Verilog Syntax

```
defparam SUPPLY_5V.LVDD = "PAD_5V",
          SUPPLY_5V.CONTACT = "IPWR,OPWR1";
PWRPAD SUPPLY_5V (.PADM(VDD_5V));
```

### VHDL syntax

```
SUPPLY_5V : PWRPAD generic map (LVDD => "PAD_5V", CONTACT => "IPWR,OPWR1")
port map (PADM => VDD_5V);
```

### Bolt syntax

```
PWRPAD/SUPPLY_5V VDD_5V (LVDD='PAD_5V' CONTACT="IPWR,OPWR1");
```


where:

- SUPPLY\_5V is the instance name for PWRPAD
- PAD\_5V is the name of the supply
- IPWR, OPWR1 are logical buses
- VDD\_5V is the chip port name
- SS1 is the chip port name

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

GNDPAD is a generic ground pad used to define the connection of a chip ground pin to logical buses in the device. For more information on power and ground buses, as well as GNDPAD usage see “Interconnect Load Estimation” on page 2-15.



GNDPAD has the following parameters:

- LVSS: this parameter receives a string value that defines the name of the ground that GNDPAD drives.
- CONTACT: this parameter receives a string value that defines the logical buses that GNDPAD connects to.

### Verilog syntax

```
defparam GROUND1.LVSS = "VSS",
      GROUND1.CONTACT = "CGND,OGND";
GROUND1 GROUND1 (.PADM(VSS1));
```

Pad Logic

### VHDL syntax

```
GROUND1 : GNDPAD generic map (LVSS => "VSS", CONTACT => "CGND,OGND")
      port map (PADM => VSS1);
```

### Bolt syntax

```
.GNDPAD/GROUND1 VSS1 (LVSS='VSS' CONTACT="CGND,OGND");
```

where:

- GROUND1 is the instance name for GNDPAD
- VSS is the name of the supply
- CGND,OGND are logical buses

VSS1 is the chip port name


# SHFTOUT



## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

SHFTOUT is a mixed voltage single output pad piece used for level-shifting from a 2.5V core to a 3.3V pad.

Logic Symbol	Truth Table	Pin Loading								
	<table><thead><tr><th>A</th><th>QA</th></tr></thead><tbody><tr><td>L</td><td>L</td></tr><tr><td>H</td><td>H</td></tr></tbody></table>	A	QA	L	L	H	H	<table><thead><tr><th>Load</th></tr></thead><tbody><tr><td>5.3</td></tr></tbody></table>	Load	5.3
A	QA									
L	L									
H	H									
Load										
5.3										

### HDL Syntax

Verilog ..... SHFTOUT *inst\_name* (QA, A);

VHDL ..... *inst\_name*: SHFTOUT port map (QA, A);

Pad Logic

### Power Characteristics

Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ C$ )	8.904	nA
$EQL_{pd}$	10.5	eql

### Propagation Delays \*See note at beginning of section to compute total delay.


Conditions:  $T_J = 25^\circ C$ ,  $V_{DD} = 2.5V$ , Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	6	12	17	23 (max)
A	QA		$t_{PLH}$ $t_{PHL}$	0.117 0.094	0.155 0.128	0.201 0.163	0.240 0.191	0.287 0.228

## AMI350XXPF 0.35 micron CMOS Pad Library

### Description

SHFTOUTT is a mixed voltage dual output pad piece used for level-shifting from a 2.5V core to a 3.3V pad.

Logic Symbol	Truth Table	Pin Loading																	
		A	EN	QA	QEN		Load												
	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>L</td><td>X</td><td>L</td><td>X</td></tr> <tr> <td>H</td><td>X</td><td>H</td><td>X</td></tr> <tr> <td>X</td><td>L</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>H</td><td>X</td><td>H</td></tr> </table>	L	X	L	X	H	X	H	X	X	L	X	L	X	H	X	H	<b>A(eql)</b>	4.1
L	X	L	X																
H	X	H	X																
X	L	X	L																
X	H	X	H																
		<b>EN(eql)</b>	3.8																

### HDL Syntax

Verilog ..... SHFTOUTT *inst\_name* (QA, QEN, A, EN);

VHDL..... *inst\_name*: SHFTOUTT port map (QA, QEN, A, EN);

### Power Characteristics

Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ )	8.905	nA
EQL <sub>pd</sub>	12.0	eql

### Propagation Delays \*See note at beginning of section to compute total delay.

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 2.5\text{V}$ , Typical Process

From	To	Parameter	Number of Equivalent Loads				
			1	3	6	10	13 (max)
A	QA	t <sub>PLH</sub>	0.129	0.160	0.207	0.269	0.316
		t <sub>PHL</sub>	0.193	0.265	0.370	0.505	0.604
EN	QEN	t <sub>PLH</sub>	0.122	0.154	0.202	0.265	0.311
		t <sub>PHL</sub>	0.187	0.262	0.366	0.497	0.591%%Created