

**0.35 Micron CMOS Core Library
Standard Cell Datasheets
AMI350LXSC 3.3 Volt
Section 3
Revision 1.1**

AMI350LXSC 0.35 micron CMOS Standard Cell

Simple Gates

Name	Description	Page
AA2x	Family of 2-input gates which perform the logical AND function.....	3-3
AA3x	Family of 3-input gates which perform the logical AND function.....	3-5
AA4x	Family of 4-input gates which perform the logical AND function.....	3-7
EN2x	Family of 2-input gates which perform the logical exclusive NOR (XNOR) function.....	3-115
EO2x	Family of 2-input gates which perform the logical exclusive OR (XOR) function.....	3-117
EO3x	Family of 3-input gates which perform the logical exclusive OR (XOR) function.....	3-119
NA2x	Family of 2-input gates which perform the logical NAND function	3-155
NA3x	Family of 3-input gates which perform the logical NAND function	3-157
NA4x	Family of 4-input gates which perform the logical NAND function	3-159
NA5x	Family of 5-input gates which perform the logical NAND function	3-161
NA6x	Family of 6-input gates which perform the logical NAND function	3-163
NA7x	Family of 7-input gates which perform the logical NAND function	3-165
NA8x	Family of 8-input gates which perform the logical NAND function	3-167
NO2x	Family of 2-input gates which perform the logical NOR function	3-169
NO3x	Family of 3-input gates which perform the logical NOR function	3-171
NO4x	Family of 4-input gates which perform the logical NOR function	3-173
NO5x	Family of 5-input gates which perform the logical NOR function	3-175
OR2x	Family of 2-input gates which perform the logical OR function.....	3-205
OR3x	Family of 3-input gates which perform the logical OR function.....	3-207
OR4x	Family of 4-input gate which performs the logical OR function.....	3-209

Core
Logic

Complex Gates

AN1x	Family of AND-NOR circuits - two 2-input AND's into a 2-input NOR.....	3-9
AN2x	Family of AND-NOR circuits - one 2-input AND, a direct input into a 2-input NOR	3-11
AN3x	Family of AND-NOR circuits - one 2-input AND, two direct inputs into a 3-input NOR.....	3-13
AN4x	Family of AND-NOR circuits - one 3-input AND, a direct input into a 2-input NOR	3-15
AN5x	Family of AND-NOR circuits - one 3-input AND, one 2-input AND into a 2-input NOR	3-17
AN6x	Family of AND-NOR circuits - two 3-input AND into a 2-input NOR	3-19
AN7x	Family of AND-NOR circuits - one 3-input AND, two direct inputs into a 3-input NOR	3-21
AN8x	Family of AND-NOR circuits - two 2-input AND's, a direct input into a 3-input NOR	3-23
AN9x	Family of AND-NOR circuits - one 3-input AND, a direct input, one 2-input AND into a 3-input NOR	3-25
ANAx	Family of AND-NOR circuits - two 3-input AND's, a direct input into a 3-input NOR	3-27
ANBx	Family of AND-NOR circuits - three 2-input AND's into a 3-input NOR	3-29
ANCx	Family of AND-NOR circuits - one 3-input AND, two 2-input AND's into a 3-input NOR	3-31
ANDx	Family of AND-NOR circuits - two 3-input AND's, one 2-input AND into a 3-input NOR	3-33
ANEx	Family of AND-NOR circuits - three 3-input AND's into a 3-input NOR	3-35
AU1x	Family of combinational one-bit full adders	3-37
ON1x	Family of OR-NAND circuits - two 2-input OR's into a 2-input NAND.....	3-177
ON2x	Family of OR-NAND circuits - one 2-input OR, a direct input into a 2-input NAND	3-179
ON3x	Family of OR-NAND circuits - one 2-input OR, two direct inputs into a 3-input NAND.....	3-181
ON4x	Family of OR-NAND circuits - one 3-input OR, a direct input into a 2-input NAND	3-183
ON5x	Family of OR-NAND circuits - one 3-input OR, one 2-input OR into a 2-input NAND	3-185
ON6x	Family of OR-NAND circuits - two 3-input OR's into a 2-input NAND	3-187
ON7x	Family of OR-NAND circuits - one 3-input OR, two direct inputs into a 3-input NAND.....	3-189
ON8x	Family of OR-NAND circuits - two 2-input OR's, a direct input into a 3-input NAND	3-191
ON9x	Family of OR-NAND circuits - one 3-input OR's, one 2-input OR, & a direct input into a 3-input NAND	3-193
ONAx	Family of OR-NAND circuits - two 3-input OR's, a direct input into a 3-input NAND	3-195

Core Selection Guide



AMI350LXSC 0.35 micron CMOS Standard Cell

Complex Gates (cont)

Name	Description	Page
ONBx	Family of OR-NAND circuits - three 2-input OR's into a 3-input NAND	3-197
ONCx	Family of OR-NAND circuits - one 3-input OR, two 2-input OR's into a 3-input NAND	3-199
ONDx	Family of OR-NAND circuits - two 3-input OR's, one 2-input OR into a 3-input NAND	3-201
ONEx	Family of OR-NAND circuits - three 3-input OR's into a 3-input NAND	3-203

Inverting Drivers

INVx	Family of inverters which perform the logical NOT function.....	3-123
------	---	-------

Internal 3-State Drivers

ITAx	Family of non-inverting internal tristate buffers with active low enable	3-125
ITBx	Family of inverting internal tristate buffers with active low enable	3-127
ITD1x	Family of inverting internal tristate buffers with active high enable.....	3-129
ITEx	Family of two-phase inverting internal tristate buffers.....	3-131

Clock Drivers

IIDx	Family of non-inverting clock drivers with a single output.....	3-121
------	---	-------

Muxes and Decoders

DC2x	Family of two-to-four line decoder/demultiplexers with active low enable	3-45
DC3x	Family of three-to-eight line decoder/demultiplexers with active low enable	3-47
MX2x	Family of two-to-one digital multiplexers.....	3-145
MX4x	Family of four-to-one digital multiplexers	3-147
MX8x	Family of eight-to-one digital multiplexers.....	3-150
MXI2x	Family of inverting two-to-one digital multiplexers	3-153

Sequential Logic

DF00x	Family of static, master-slave D F/F w/o SET or RESET w/unbuff output.....	3-49
DF011	Static, master-slave D F/F, RESET is async and active low w/unbuff output.....	3-51
DF021	Static, master-slave D F/F, SET is async and active low w/unbuff output.....	3-53
DF031	Static, master-slave D F/F, SET and RESET are async and active low w/unbuff output	3-55
DF10x	Family of static, master-slave D F/F, SET is async and active low w/buff outputs	3-57
DF11x	Family of static, master-slave D F/F, RESET is async and active low w/buff outputs	3-60
DF12x	Family of static, master-slave D F/F, SET and RESET are async and active low w/buff outputs	3-63
DF1Fx	Family of static, master-slave D F/F w/o SET or RESET w/buff outputs	3-67
DF20x	Family of static, master-slave, muxed scan D F/F w/o SET or RESET w/unbuff output.....	3-70
DF211	Static, master-slave, muxed scan D F/F, async low RESET w/unbuff output.....	3-73
DF221	Static, master-slave, muxed scan D F/F, Async low SET w/unbuff output	3-75
DF231	Static, master-slave, muxed scan D F/F, Async low SET & RESET w/unbuff output.....	3-77
DF40x	Family of static, master-slave, muxed scan D F/F, Async low SET w/buff outputs	3-79
DF41x	Family of static, master-slave, muxed scan D F/F, Async low RESET w/buff outputs	3-82
DF42x	Family of static, master-slave, muxed scan D F/F, Async low SET & RESET w/buff outputs	3-85
DF4Fx	Family of static, master-slave, muxed scan D F/F w/o SET or RESET w/buff outputs	3-89
DL00x	Family of transparent, unbuff D latch w/active low gate and w/o SET or RESET.....	3-92
DL011	Transparent, unbuff D latch w/active low gate, RESET is active low.....	3-94
DL021	Transparent, unbuff D latch w/active low gate, SET is active low.....	3-96
DL031	Transparent, unbuff D latch w/active low gate, RESET and SET are active low	3-98
DL63x	Family of transparent, buff D latches w/active low gate and w/o SET or RESET	3-100

AMI350LXSC 0.35 micron CMOS Standard Cell

Sequential Logic (cont)

Name	Description	Page
DL64x	Family of transparent, buff D latches w/active low gate. RESET is active low	3-103
DL65x	Family of transparent, buff D latches w/active low gate. SET is active low	3-107
DL66x	Family of transparent, buff D latches w/active low gate. RESET and SET are active low.....	3-111
JK01x	Family of static, master-slave JK F/F w/active low async RESET w/unbuff output	3-133
JK02x	Family of static, master-slave JK F/F w/active low async SET w/unbuff output	3-136
JK031	Static, master-slave JK F/F w/active low async SET & RESET w/unbuff output.....	3-139
JK12x	Family of static, master-slave JK F/F w/active low async SET & RESET w/buff outputs	3-141
SLF00x	Family of multiplexed scan latch D-type F/F w/o set and reset, w/buff output.....	3-215
SLF01x	Family of multiplexed scan latch D-type F/F with active low async reset, w/buff output.....	3-220
SLF02x	Family of multiplexed scan latch D-type F/F with active low async set, w/buff output.....	3-226
SLF03x	Family of multiplexed scan latch D-type F/F with active low async set and reset, Output is w/buff output.....	3-232

Power Cells

CVDD	A resistive tie-up to the core V_{DD} bus for all cell inputs	3-43
CVSS	A resistive tie-down to the core V_{SS} bus for all cell inputs.....	3-44

Special Core Cells


BL02	Tristate bus latch that stores the final binary level on the bus when left undriven	3-40
BR0x	Family of non-inverting bus receivers w/single output for output of tristate busses.....	3-41
PORD	High current, continuous power monitoring power-on-reset circuit.....	3-211
PORE	Low power, non-continuous power monitoring power-on-reset circuit.....	3-213
TD0x	Family of non-inverting time delays	3-238

DATASHEETS

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

AA2x is a family of 2-input gates which perform the logical AND function.

Logic Symbol	Truth Table															
 	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>L</td> </tr> <tr> <td>H</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	B	Q	L	L	L	L	H	L	H	L	L	H	H	H
A	B	Q														
L	L	L														
L	H	L														
H	L	L														
H	H	H														

HDL Syntax

Verilog AA2x *inst_name* (Q, A, B);

VHDL..... *inst_name*: AA2x port map (Q, A, B);

Pin Loading

Pin Name	Equivalent Loads			
	AA21	AA22	AA24	AA26
A	1.0	1.0	2.0	2.0
B	1.0	1.0	2.1	2.1

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
AA21	1.2	1.089	2.2
AA22	1.2	1.489	3.4
AA24	2.0	2.978	6.1
AA26	2.2	3.778	8.6

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)


 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

		Number of Equivalent Loads		1	4	8	13	17 (max)
AA21		From: Any Input To: Q		t _{PLH} 0.186 0.184	t _{PHL} 0.320 0.319	0.495 0.483	0.710 0.682	0.881 0.843
AA22		Number of Equivalent Loads		1	8	16	23	31 (max)
		From: Any Input To: Q		t _{PLH} 0.182 0.187	t _{PHL} 0.334 0.348	0.498 0.510	0.638 0.647	0.795 0.799
AA24		Number of Equivalent Loads		1	15	30	44	59 (max)
		From: Any Input To: Q		t _{PLH} 0.151 0.162	t _{PHL} 0.299 0.323	0.449 0.471	0.584 0.604	0.720 0.743
AA26		Number of Equivalent Loads		1	22	44	65	87 (max)
		From: Any Input To: Q		t _{PLH} 0.174 0.164	t _{PHL} 0.326 0.349	0.465 0.498	0.598 0.624	0.739 0.745

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell
Description

AA3x is a family of 3-input gates which perform the logical AND function.

Logic Symbol	Truth Table																				
 	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>X</td> <td>X</td> <td>L</td> </tr> <tr> <td>X</td> <td>L</td> <td>X</td> <td>L</td> </tr> <tr> <td>X</td> <td>X</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	B	C	Q	L	X	X	L	X	L	X	L	X	X	L	L	H	H	H	H
A	B	C	Q																		
L	X	X	L																		
X	L	X	L																		
X	X	L	L																		
H	H	H	H																		

HDL Syntax

Verilog AA3x *inst_name* (Q, A, B, C);

VHDL..... *inst_name*: AA3x port map (Q, A, B, C);

Pin Loading

Pin Name	Equivalent Loads			
	AA31	AA32	AA34	AA36
A	1.1	1.1	2.0	3.0
B	1.0	1.1	2.0	2.9
C	1.1	1.1	2.1	3.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
AA31	1.5	1.313	2.6
AA32	1.5	1.713	4.0
AA34	3.0	3.427	8.2
AA36	4.2	5.140	11.1

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$ Typical Process


	Number of Equivalent Loads		1	4	8	13	17 (max)
AA31	From: Any Input	t_{PLH}	0.216	0.350	0.527	0.747	0.922
	To: Q	t_{PHL}	0.220	0.356	0.514	0.707	0.871
AA32	Number of Equivalent Loads		1	8	16	23	31 (max)
	From: Any Input	t_{PLH}	0.225	0.381	0.549	0.692	0.853
AA34	To: Q	t_{PHL}	0.223	0.392	0.559	0.696	0.846
	Number of Equivalent Loads		1	15	30	44	59 (max)
AA36	From: Any Input	t_{PLH}	0.184	0.334	0.487	0.623	0.768
	To: Q	t_{PHL}	0.186	0.354	0.491	0.622	0.771
Number of Equivalent Loads		1	22	44	65	87 (max)	
AA36	From: Any Input	t_{PLH}	0.172	0.330	0.469	0.596	0.725
	To: Q	t_{PHL}	0.172	0.347	0.487	0.612	0.736

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

AA4x is a family of 4-input gates which perform the logical AND function.

Logic Symbol	Truth Table																														
 	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>D</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>X</td> <td>X</td> <td>X</td> <td>L</td> </tr> <tr> <td>X</td> <td>L</td> <td>X</td> <td>X</td> <td>L</td> </tr> <tr> <td>X</td> <td>X</td> <td>L</td> <td>X</td> <td>L</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	B	C	D	Q	L	X	X	X	L	X	L	X	X	L	X	X	L	X	L	X	X	X	L	L	H	H	H	H	H
A	B	C	D	Q																											
L	X	X	X	L																											
X	L	X	X	L																											
X	X	L	X	L																											
X	X	X	L	L																											
H	H	H	H	H																											

HDL Syntax

Verilog AA4x *inst_name* (Q, A, B, C, D);

VHDL..... *inst_name*: AA4x port map (Q, A, B, C, D);

Pin Loading

Pin Name	Equivalent Loads			
	AA41	AA42	AA44	AA46
A	1.0	1.0	3.0	3.0
B	1.1	1.1	2.9	2.9
C	1.1	1.1	2.9	2.9
D	1.1	1.1	2.9	2.9

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQLpd (Eq-load)
AA41	1.7	1.490	3.0
AA42	1.7	1.890	4.3
AA44	4.5	4.868	10.4
AA46	4.8	5.668	12.4

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)


 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	4	8	13	17 (max)
AA41	From: Any Input	t_{PLH}	0.231	0.370	0.551	0.773	0.950
	To: Q	t_{PHL}	0.235	0.380	0.553	0.756	0.911
AA42	Number of Equivalent Loads		1	8	16	23	31 (max)
	From: Any Input	t_{PLH}	0.250	0.409	0.581	0.727	0.891
AA44	To: Q	t_{PHL}	0.252	0.429	0.592	0.728	0.883
	Number of Equivalent Loads		1	15	30	44	59 (max)
AA46	From: Any Input	t_{PLH}	0.216	0.339	0.477	0.616	0.767
	To: Q	t_{PHL}	0.171	0.332	0.485	0.619	0.755
Number of Equivalent Loads		1	22	44	65	87 (max)	
AA46	From: Any Input	t_{PLH}	0.205	0.366	0.512	0.643	0.776
	To: Q	t_{PHL}	0.208	0.359	0.494	0.625	0.766

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell
Description

AN1x is a family of AND-NOR circuits consisting of two 2-input AND gates into a 2-input NOR gate.

Logic Symbol	Truth Table																																			
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>X</td><td>L</td><td>X</td><td>H</td></tr> <tr> <td>L</td><td>X</td><td>X</td><td>L</td><td>H</td></tr> <tr> <td>X</td><td>L</td><td>L</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>L</td><td>X</td><td>L</td><td>H</td></tr> <tr> <td>H</td><td>H</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>H</td><td>H</td><td>L</td></tr> </tbody> </table>	A	B	C	D	Q	L	X	L	X	H	L	X	X	L	H	X	L	L	X	H	X	L	X	L	H	H	H	X	X	L	X	X	H	H	L
A	B	C	D	Q																																
L	X	L	X	H																																
L	X	X	L	H																																
X	L	L	X	H																																
X	L	X	L	H																																
H	H	X	X	L																																
X	X	H	H	L																																

HDL Syntax

Verilog AN1x *inst_name* (Q, A, B, C, D);

VHDL..... *inst_name*: AN1x port map (Q, A, B, C, D);

Pin Loading

Pin Name	Equivalent Loads			
	AN11	AN12	AN14	AN16
A	1.1	1.0	1.1	2.0
B	1.1	1.0	1.1	2.0
C	1.0	1.0	1.0	2.0
D	1.1	1.0	1.0	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
AN11	1.5	1.387	2.0
AN12	2.5	2.466	5.8
AN14	2.7	2.866	7.5
AN16	5.0	5.732	14.6

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)


 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

		Number of Equivalent Loads		1	2	5	8	10 (max)
AN11	From: Any Input	t_{PLH}	0.195	0.294	0.582	0.858	1.037	
	To: Q	t_{PHL}	0.185	0.251	0.425	0.594	0.711	
AN12	Number of Equivalent Loads		1	4	8	13	17 (max)	
	From: Any Input	t_{PLH}	0.257	0.389	0.561	0.776	0.949	
AN14	To: Q	t_{PHL}	0.281	0.413	0.583	0.788	0.950	
	Number of Equivalent Loads		1	8	16	23	31 (max)	
AN16	From: Any Input	t_{PLH}	0.274	0.416	0.579	0.722	0.887	
	To: Q	t_{PHL}	0.305	0.466	0.631	0.769	0.922	
		Number of Equivalent Loads		1	15	30	44	59 (max)
AN16	From: Any Input	t_{PLH}	0.215	0.359	0.510	0.648	0.793	
	To: Q	t_{PHL}	0.251	0.417	0.569	0.702	0.839	

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell
Description

AN2x is a family of AND-NOR circuits consisting of one 2-input AND gate and a direct input into a 2-input NOR gate.

Logic Symbol	Truth Table																
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>H</td> <td>X</td> <td>L</td> </tr> <tr> <td>X</td> <td>X</td> <td>H</td> <td>L</td> </tr> <tr> <td colspan="3">All other combinations</td> <td>H</td> </tr> </tbody> </table>	A	B	C	Q	H	H	X	L	X	X	H	L	All other combinations			H
A	B	C	Q														
H	H	X	L														
X	X	H	L														
All other combinations			H														

HDL Syntax

Verilog AN2x *inst_name* (Q, A, B, C);

VHDL..... *inst_name*: AN2x port map (Q, A, B, C);

Pin Loading

Pin Name	Equivalent Loads			
	AN21	AN22	AN24	AN26
A	1.0	1.0	1.0	2.0
B	1.0	1.0	1.0	2.0
C	1.0	1.0	1.0	1.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL $_{pd}$ (Eq-load)
AN21	1.2	0.609	1.6
AN22	2.2	2.178	5.6
AN24	2.5	2.578	7.2
AN26	4.0	4.755	13.1

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


	Number of Equivalent Loads		1	2	5	8	10 (max)
AN21	From: Any Input	t_{PLH}	0.155	0.235	0.467	0.695	0.846
	To: Q	t_{PHL}	0.198	0.276	0.490	0.700	0.841
AN22	Number of Equivalent Loads		1	4	8	13	17 (max)
	From: Any Input	t_{PLH}	0.258	0.393	0.567	0.781	0.950
AN24	From: Any Input	t_{PHL}	0.283	0.421	0.591	0.793	0.950
	Number of Equivalent Loads		1	8	16	23	31 (max)
AN26	From: Any Input	t_{PLH}	0.272	0.419	0.584	0.727	0.890
	To: Q	t_{PHL}	0.304	0.469	0.636	0.774	0.927
Number of Equivalent Loads		1	15	30	44	59 (max)	
AN26	From: Any Input	t_{PLH}	0.215	0.367	0.512	0.646	0.793
	To: Q	t_{PHL}	0.246	0.418	0.563	0.699	0.847

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

AN3x is a family of AND-NOR circuits consisting of one 2-input AND gate, and two direct inputs into a 3-input NOR gate.

Logic Symbol	Truth Table																														
	<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>X</td><td>L</td><td>L</td><td>H</td></tr> <tr> <td>X</td><td>L</td><td>L</td><td>L</td><td>H</td></tr> <tr> <td>H</td><td>H</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>H</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>H</td><td>L</td></tr> </tbody> </table>	A	B	C	D	Q	L	X	L	L	H	X	L	L	L	H	H	H	X	X	L	X	X	H	X	L	X	X	X	H	L
A	B	C	D	Q																											
L	X	L	L	H																											
X	L	L	L	H																											
H	H	X	X	L																											
X	X	H	X	L																											
X	X	X	H	L																											

HDL Syntax

Verilog AN3x *inst_name* (Q, A, B, C, D);

VHDL..... *inst_name*: AN3x port map (Q, A, B, C, D);

Pin Loading

Pin Name	Equivalent Loads			
	AN31	AN32	AN34	AN36
A	1.0	1.0	1.1	2.0
B	1.0	1.0	1.1	2.0
C	1.1	1.0	1.1	2.0
D	1.0	1.1	1.0	1.9

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
AN31	1.5	0.817	1.9
AN32	2.5	2.194	6.0
AN34	2.7	2.594	7.5
AN36	4.2	5.188	14.9

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


	Number of Equivalent Loads		1	2	4	5	7 (max)
AN31	From: Any Input	t_{PLH}	0.174	0.281	0.490	0.592	0.793
	To: Q	t_{PHL}	0.239	0.335	0.515	0.601	0.771
AN32	Number of Equivalent Loads		1	4	8	13	17 (max)
	From: Any Input	t_{PLH}	0.266	0.395	0.569	0.788	0.964
AN34	To: Q	t_{PHL}	0.299	0.430	0.597	0.799	0.959
	Number of Equivalent Loads		1	8	16	23	31 (max)
AN36	From: Any Input	t_{PLH}	0.265	0.414	0.577	0.718	0.877
	To: Q	t_{PHL}	0.299	0.463	0.628	0.764	0.913
Number of Equivalent Loads		1	15	30	44	59 (max)	
AN36	From: Any Input	t_{PLH}	0.226	0.374	0.515	0.652	0.806
	To: Q	t_{PHL}	0.261	0.419	0.569	0.702	0.839

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

AN4x is a family of AND-NOR circuits consisting of one 3-input AND gate, and a direct input into a 2-input NOR gate.

Logic Symbol	Truth Table																				
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>Q</th></tr> </thead> <tbody> <tr> <td>H</td><td>H</td><td>H</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>H</td><td>L</td></tr> <tr> <td colspan="4">All other combinations</td><td>H</td></tr> </tbody> </table>	A	B	C	D	Q	H	H	H	X	L	X	X	X	H	L	All other combinations				H
A	B	C	D	Q																	
H	H	H	X	L																	
X	X	X	H	L																	
All other combinations				H																	

Core Logic

HDL Syntax

Verilog AN4x *inst_name* (Q, A, B, C, D);

VHDL..... *inst_name*: AN4x port map (Q, A, B, C, D);

Pin Loading

Pin Name	Equivalent Loads			
	AN41	AN42	AN44	AN46
A	1.0	1.1	1.0	2.0
B	1.0	1.1	1.0	2.0
C	1.0	1.0	1.0	2.0
D	1.1	1.0	1.0	1.0

Size And Power Characteristics

Cell	Equivalent Gates	Size And Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
AN41	1.5	0.657	2.3
AN42	2.5	2.402	6.0
AN44	2.7	2.802	7.7
AN46	4.8	5.204	14.5

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


Core Logic	Number of Equivalent Loads		1	2	4	5	7 (max)
	From: Any Input	t_{PLH}	0.185	0.276	0.450	0.534	0.698
AN41	To: Q	t_{PHL}	0.241	0.331	0.498	0.582	0.764
	Number of Equivalent Loads		1	4	8	13	17 (max)
AN42	From: Any Input	t_{PLH}	0.292	0.425	0.597	0.807	0.974
	To: Q	t_{PHL}	0.315	0.445	0.616	0.828	0.997
AN44	Number of Equivalent Loads		1	8	16	23	31 (max)
	From: Any Input	t_{PLH}	0.303	0.448	0.610	0.750	0.909
AN46	To: Q	t_{PHL}	0.339	0.495	0.660	0.801	0.958
	Number of Equivalent Loads		1	15	30	44	59 (max)
AN46	From: Any Input	t_{PLH}	0.239	0.390	0.533	0.667	0.817
	To: Q	t_{PHL}	0.351	0.521	0.668	0.796	0.938

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

AN5x is a family of AND-NOR circuits consisting of one 3-input AND gate and one 2-input AND gate into a 2-input NOR gate.

Logic Symbol	Truth Table																								
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>Q</th></tr> </thead> <tbody> <tr> <td>H</td><td>H</td><td>H</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>H</td><td>H</td><td>L</td></tr> <tr> <td align="center" colspan="5">All other combinations</td><td>H</td></tr> </tbody> </table>	A	B	C	D	E	Q	H	H	H	X	X	L	X	X	X	H	H	L	All other combinations					H
A	B	C	D	E	Q																				
H	H	H	X	X	L																				
X	X	X	H	H	L																				
All other combinations					H																				

HDL Syntax

Verilog AN5x *inst_name* (Q, A, B, C, D, E);

VHDL *inst_name*: AN5x port map (Q, A, B, C, D, E);

Pin Loading

Pin Name	Equivalent Loads		
	AN52	AN54	AN56
A	1.0	1.1	2.0
B	1.0	1.1	2.0
C	1.0	1.0	2.0
D	1.1	1.1	2.0
E	1.0	1.1	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
AN52	2.7	2.690	6.4
AN54	3.0	3.090	8.0
AN56	5.8	6.181	16.3

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


	Number of Equivalent Loads		1	4	8	13	17 (max)
AN52	From: Any Input	t_{PLH}	0.296	0.428	0.601	0.819	0.995
	To: Q	t_{PHL}	0.329	0.463	0.630	0.831	0.987
AN54	Number of Equivalent Loads		1	8	16	23	31 (max)
	From: Any Input	t_{PLH}	0.304	0.451	0.616	0.759	0.921
AN56	To: Q	t_{PHL}	0.346	0.508	0.674	0.812	0.966
	Number of Equivalent Loads		1	15	30	44	59 (max)
AN56	From: Any Input	t_{PLH}	0.251	0.403	0.543	0.677	0.836
	To: Q	t_{PHL}	0.303	0.455	0.594	0.729	0.881

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

AN6x is a family of AND-NOR circuits consisting of two 3-input AND gates into a 2-input NOR gate.

Logic Symbol	Truth Table																												
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>Q</th></tr> </thead> <tbody> <tr> <td>H</td><td>H</td><td>H</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>H</td><td>H</td><td>H</td><td>L</td></tr> <tr> <td colspan="6">All other combinations</td><td>H</td></tr> </tbody> </table>	A	B	C	D	E	F	Q	H	H	H	X	X	X	L	X	X	X	H	H	H	L	All other combinations						H
A	B	C	D	E	F	Q																							
H	H	H	X	X	X	L																							
X	X	X	H	H	H	L																							
All other combinations						H																							

HDL Syntax

Verilog AN6x *inst_name* (Q, A, B, C, D, E, F);
 VHDL..... *inst_name*: AN6x port map (Q, A, B, C, D, E, F);

Pin Loading

Pin Name	Equivalent Loads		
	AN62	AN64	AN66
A	1.1	1.0	2.0
B	1.1	1.0	2.0
C	1.0	1.0	2.0
D	1.0	1.1	2.0
E	1.0	1.0	2.0
F	1.0	1.0	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
AN62	3.0	2.915	7.0
AN64	3.2	3.315	8.4
AN66	6.2	6.630	17.0

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


	Number of Equivalent Loads		1	4	8	13	17 (max)
AN62	From: Any Input	t_{PLH}	0.318	0.443	0.608	0.819	0.991
	To: Q	t_{PHL}	0.339	0.470	0.635	0.837	0.997
AN64	Number of Equivalent Loads		1	8	16	23	31 (max)
	From: Any Input	t_{PLH}	0.306	0.458	0.621	0.758	0.912
AN66	To: Q	t_{PHL}	0.347	0.507	0.671	0.809	0.961
	Number of Equivalent Loads		1	15	30	44	59 (max)
AN66	From: Any Input	t_{PLH}	0.247	0.402	0.543	0.676	0.822
	To: Q	t_{PHL}	0.290	0.450	0.595	0.731	0.873

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

AN7x is a family of AND-NOR circuits consisting of one 3-input AND gate, and two direct inputs into a 3-input NOR gate.

Logic Symbol	Truth Table																														
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>D</th> <th>E</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>H</td> <td>H</td> <td>X</td> <td>X</td> <td>L</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>H</td> <td>X</td> <td>L</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>H</td> <td>L</td> </tr> <tr> <td colspan="5">All other combinations</td><td>H</td></tr> </tbody> </table>	A	B	C	D	E	Q	H	H	H	X	X	L	X	X	X	H	X	L	X	X	X	X	H	L	All other combinations					H
A	B	C	D	E	Q																										
H	H	H	X	X	L																										
X	X	X	H	X	L																										
X	X	X	X	H	L																										
All other combinations					H																										

HDL Syntax

Verilog AN7x *inst_name* (Q, A, B, C, D, E);

VHDL..... *inst_name*: AN7x port map (Q, A, B, C, D, E);

Pin Loading

Pin Name	Equivalent Loads		
	AN72	AN74	AN76
A	1.1	1.0	2.0
B	1.0	1.0	2.0
C	1.1	1.0	2.0
D	1.0	1.1	2.0
E	1.1	1.0	1.9

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
AN72	2.7	2.418	6.6
AN74	3.0	2.818	8.1
AN76	5.0	5.636	15.7

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


	Number of Equivalent Loads		1	4	8	13	17 (max)
AN72	From: Any Input	t_{PLH}	0.301	0.430	0.606	0.829	1.006
	To: Q	t_{PHL}	0.329	0.461	0.631	0.840	1.005
AN74	Number of Equivalent Loads		1	8	16	23	31 (max)
	From: Any Input	t_{PLH}	0.308	0.443	0.608	0.755	0.926
AN76	From: Any Input	t_{PLH}	0.251	0.402	0.547	0.676	0.810
	To: Q	t_{PHL}	0.294	0.451	0.607	0.744	0.885

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

AN8x is a family of AND-NOR circuits consisting of two 2-input AND gates, and a direct input into a 3-input NOR gate.

Logic Symbol	Truth Table																														
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>Q</th></tr> </thead> <tbody> <tr> <td>H</td><td>H</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>H</td><td>H</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>H</td><td>L</td></tr> <tr> <td align="center" colspan="5">All other combinations</td><td>H</td></tr> </tbody> </table>	A	B	C	D	E	Q	H	H	X	X	X	L	X	X	H	H	X	L	X	X	X	X	H	L	All other combinations					H
A	B	C	D	E	Q																										
H	H	X	X	X	L																										
X	X	H	H	X	L																										
X	X	X	X	H	L																										
All other combinations					H																										

HDL Syntax

Verilog AN8x *inst_name* (Q, A, B, C, D, E);

VHDL..... *inst_name*: AN8x port map (Q, A, B, C, D, E);

Pin Loading

Pin Name	Equivalent Loads		
	AN82	AN84	AN86
A	1.0	1.0	2.0
B	1.0	1.0	2.0
C	1.1	1.0	2.0
D	1.1	1.1	2.0
E	1.0	1.0	1.9

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
AN82	3.2	3.091	8.1
AN84	3.5	3.491	9.8
AN86	6.0	6.981	18.7

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


		Number of Equivalent Loads		1	4	8	13	17 (max)
AN82	From: Any Input		t_{PLH}	0.298	0.434	0.608	0.820	0.986
	To:	Q	t_{PHL}	0.326	0.462	0.631	0.833	0.990
AN84	Number of Equivalent Loads		1	8	16	23	31 (max)	
	From: Any Input		t_{PLH}	0.303	0.451	0.618	0.764	0.930
AN86	To:		t_{PHL}	0.333	0.490	0.661	0.806	0.969
	Number of Equivalent Loads		1	15	30	44	59 (max)	
	From: Any Input		t_{PLH}	0.244	0.402	0.560	0.700	0.845
	To:	Q	t_{PHL}	0.279	0.458	0.604	0.736	0.884

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

AN9x is a family of AND-NOR circuits consisting of one 3-input AND gate, one 2-input AND gate, and a direct input into a 3-input NOR gate.

Logic Symbol		Truth Table																																								
		<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>Q</th></tr> </thead> <tbody> <tr> <td>H</td><td>H</td><td>H</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>H</td><td>H</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td><td>L</td></tr> <tr> <td colspan="6">All other combinations</td><td>H</td></tr> </tbody> </table>						A	B	C	D	E	F	Q	H	H	H	X	X	X	L	X	X	X	H	H	X	L	X	X	X	X	X	H	L	All other combinations						H
A	B	C	D	E	F	Q																																				
H	H	H	X	X	X	L																																				
X	X	X	H	H	X	L																																				
X	X	X	X	X	H	L																																				
All other combinations						H																																				

HDL Syntax

Verilog AN9x *inst_name* (Q, A, B, C, D, E, F);
 VHDL..... *inst_name*: AN9x port map (Q, A, B, C, D, E, F);

Pin Loading

Pin Name	Equivalent Loads		
	AN92	AN94	AN96
A	1.1	1.0	2.0
B	1.1	1.0	2.0
C	1.1	1.0	2.0
D	1.0	1.0	2.1
E	1.1	1.1	2.1
F	1.0	1.0	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EOL_{pd} (Eq-load)
AN92	3.5	3.315	8.7
AN94	3.5	3.715	10.0
AN96	6.8	7.430	19.5

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


	Number of Equivalent Loads		1	4	8	13	17 (max)
AN92	From: Any Input	t_{PLH}	0.331	0.467	0.642	0.854	1.021
	To: Q	t_{PHL}	0.368	0.501	0.670	0.875	1.037
AN94	Number of Equivalent Loads		1	8	16	23	31 (max)
	From: Any Input	t_{PLH}	0.330	0.484	0.651	0.793	0.953
AN96	From: Any Input	t_{PLH}	0.268	0.419	0.562	0.701	0.856
	To: Q	t_{PHL}	0.304	0.484	0.629	0.761	0.913

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

ANAx is a family of AND-NOR circuits consisting of two 3-input AND gates, and a direct input into a 3-input NOR gate.

Logic Symbol	Truth Table																																								
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>G</th><th>Q</th></tr> </thead> <tbody> <tr> <td>H</td><td>H</td><td>H</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>H</td><td>H</td><td>H</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td><td>L</td></tr> <tr> <td align="center" colspan="7">All other combinations</td><td>H</td></tr> </tbody> </table>	A	B	C	D	E	F	G	Q	H	H	H	X	X	X	X	L	X	X	X	H	H	H	X	L	X	X	X	X	X	X	H	L	All other combinations							H
A	B	C	D	E	F	G	Q																																		
H	H	H	X	X	X	X	L																																		
X	X	X	H	H	H	X	L																																		
X	X	X	X	X	X	H	L																																		
All other combinations							H																																		

HDL Syntax

Verilog ANAx *inst_name* (Q, A, B, C, D, E, F, G);
 VHDL..... *inst_name*: ANAx port map (Q, A, B, C, D, E, F, G);

Pin Loading

Pin Name	Equivalent Loads		
	ANA2	ANA4	ANA6
A	1.1	1.0	2.0
B	1.1	1.0	2.0
C	1.0	1.0	2.0
D	1.1	1.1	2.0
E	1.1	1.1	2.0
F	1.1	1.1	2.0
G	1.0	1.0	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
ANA2	3.8	3.539	9.1
ANA4	3.8	3.939	10.6
ANA6	7.5	7.879	20.9

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	4	8	13	17 (max)
ANA2	From: Any Input	t_{PLH}	0.324	0.458	0.635	0.856	1.031
	To: Q	t_{PHL}	0.366	0.502	0.669	0.870	1.031
ANA4	Number of Equivalent Loads		1	8	16	23	31 (max)
	From: Any Input	t_{PLH}	0.333	0.488	0.654	0.795	0.953
ANA6	From: Any Input	t_{PLH}	0.376	0.544	0.712	0.849	1.000
	To: Q	t_{PHL}	0.279	0.444	0.592	0.726	0.876
	Number of Equivalent Loads		1	15	30	44	59 (max)
	From: Any Input	t_{PLH}	0.303	0.476	0.638	0.769	0.918

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

ANBx is a family of AND-NOR circuits consisting of three 2-input AND gates into a 3-input NOR gate.

Logic Symbol	Truth Table																																			
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>Q</th></tr> </thead> <tbody> <tr> <td>H</td><td>H</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>H</td><td>H</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>H</td><td>H</td><td>L</td></tr> <tr> <td align="center" colspan="6">All other combinations</td><td>H</td></tr> </tbody> </table>	A	B	C	D	E	F	Q	H	H	X	X	X	X	L	X	X	H	H	X	X	L	X	X	X	X	H	H	L	All other combinations						H
A	B	C	D	E	F	Q																														
H	H	X	X	X	X	L																														
X	X	H	H	X	X	L																														
X	X	X	X	H	H	L																														
All other combinations						H																														

HDL Syntax

Verilog ANBx *inst_name* (Q, A, B, C, D, E, F);
 VHDL..... *inst_name*: ANBx port map (Q, A, B, C, D, E, F);

Pin Loading

Pin Name	Equivalent Loads		
	ANB2	ANB4	ANB6
A	1.0	1.0	2.0
B	1.0	1.0	2.0
C	1.0	1.1	2.0
D	1.1	1.0	2.0
E	1.0	1.1	2.0
F	1.0	1.0	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Size And Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	$E_{QL_{pd}}$ (Eq-load)
ANB2	3.5	3.379	8.4
ANB4	3.8	3.779	10.1
ANB6	7.0	7.558	19.8

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


	Number of Equivalent Loads		1	4	8	13	17 (max)
ANB2	From: Any Input	t_{PLH}	0.298	0.433	0.607	0.825	0.999
	To: Q	t_{PHL}	0.325	0.461	0.632	0.839	1.002
ANB4	Number of Equivalent Loads		1	8	16	23	31 (max)
	From: Any Input	t_{PLH}	0.306	0.462	0.627	0.766	0.923
ANB6	From: Any Input	t_{PLH}	0.244	0.406	0.560	0.695	0.834
	To: Q	t_{PHL}	0.284	0.455	0.614	0.752	0.894

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

ANCx is a family of AND-NOR circuits consisting of one 3-input AND gate and two 2-input AND gates into a 3-input NOR gate.

Logic Symbol		Truth Table																																														
		<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>G</th><th>Q</th></tr> </thead> <tbody> <tr> <td>H</td><td>H</td><td>H</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>H</td><td>H</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td><td>H</td><td>L</td></tr> <tr> <td colspan="7" style="text-align: center;">All other combinations</td><td>H</td></tr> </tbody> </table>							A	B	C	D	E	F	G	Q	H	H	H	X	X	X	X	L	X	X	X	H	H	X	X	L	X	X	X	X	X	H	H	L	All other combinations							H
A	B	C	D	E	F	G	Q																																									
H	H	H	X	X	X	X	L																																									
X	X	X	H	H	X	X	L																																									
X	X	X	X	X	H	H	L																																									
All other combinations							H																																									

HDL Syntax

Verilog ANCx *inst_name* (Q, A, B, C, D, E, F, G);

VHDL..... *inst_name*: ANCx port map (Q, A, B, C, D, E, F, G);

Pin Loading

Pin Name	Equivalent Loads		
	ANC2	ANC4	ANC6
A	1.1	1.0	2.0
B	1.1	1.0	2.0
C	1.1	1.0	2.0
D	1.0	1.0	2.0
E	1.1	1.1	2.0
F	1.1	1.1	2.0
G	1.0	1.0	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Size And Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	$E_{QL_{pd}}$ (Eq-load)
ANC2	4.0	3.603	8.9
ANC4	4.0	4.003	10.4
ANC6	7.8	8.007	20.1

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


	Number of Equivalent Loads		1	4	8	13	17 (max)
ANC2	From: Any Input	t_{PLH}	0.326	0.459	0.633	0.848	1.018
	To: Q	t_{PHL}	0.363	0.502	0.672	0.873	1.028
ANC4	Number of Equivalent Loads		1	8	16	23	31 (max)
	From: Any Input	t_{PLH}	0.333	0.491	0.659	0.800	0.958
ANC6	To: Q	t_{PHL}	0.378	0.540	0.706	0.844	0.997
	Number of Equivalent Loads		1	15	30	44	59 (max)
ANC6	From: Any Input	t_{PLH}	0.259	0.413	0.567	0.706	0.851
	To: Q	t_{PHL}	0.312	0.478	0.636	0.770	0.904

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

ANDx is a family of AND-NOR circuits consisting of two 3-input AND gates and one 2-input AND gate into a 3-input NOR gate.

Logic Symbol		Truth Table																																																					
		<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>G</th><th>H</th><th>Q</th></tr> </thead> <tbody> <tr> <td>H</td><td>H</td><td>H</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>H</td><td>H</td><td>H</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td><td>H</td><td>L</td></tr> <tr> <td colspan="8">All other combinations</td><td>H</td></tr> </tbody> </table>									A	B	C	D	E	F	G	H	Q	H	H	H	X	X	X	X	X	L	X	X	X	H	H	H	X	X	L	X	X	X	X	X	X	H	H	L	All other combinations								H
A	B	C	D	E	F	G	H	Q																																															
H	H	H	X	X	X	X	X	L																																															
X	X	X	H	H	H	X	X	L																																															
X	X	X	X	X	X	H	H	L																																															
All other combinations								H																																															

HDL Syntax

Verilog ANDx *inst_name* (Q, A, B, C, D, E, F, G, H);

VHDL..... *inst_name*: ANDx port map (Q, A, B, C, D, E, F, G, H);

Pin Loading

Pin Name	Equivalent Loads		
	AND2	AND4	AND6
A	1.1	1.0	2.0
B	1.1	1.0	2.0
C	1.0	1.0	2.0
D	1.1	1.1	2.1
E	1.1	1.1	2.0
F	1.1	1.1	2.0
G	1.0	1.0	2.0
H	1.0	1.0	2.1

AMI350LXSC 0.35 micron CMOS Standard Cell

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
AND2	4.2	3.827	9.3
AND4	4.2	4.227	10.6
AND6	8.5	8.456	21.5

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


	Number of Equivalent Loads		1	4	8	13	17 (max)
	From: Any Input	t_{PLH}	0.326	0.463	0.638	0.850	1.016
AND2	To: Q	t_{PHL}	0.357	0.501	0.674	0.878	1.034
	Number of Equivalent Loads		1	8	16	23	31 (max)
AND4	From: Any Input	t_{PLH}	0.335	0.488	0.654	0.797	0.959
	To: Q	t_{PHL}	0.374	0.542	0.709	0.846	0.996
AND6	Number of Equivalent Loads		1	15	30	44	59 (max)
	From: Any Input	t_{PLH}	0.275	0.429	0.587	0.725	0.865
	To: Q	t_{PHL}	0.306	0.503	0.649	0.785	0.933

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

ANEx is a family of AND-NOR circuits consisting of three 3-input AND gates into a 3-input NOR gate.

Logic Symbol	Truth Table																																																		
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>G</th><th>H</th><th>I</th><th>Q</th></tr> </thead> <tbody> <tr> <td>H</td><td>H</td><td>H</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>H</td><td>H</td><td>H</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td><td>H</td><td>H</td><td>L</td></tr> <tr> <td colspan="9">All other combinations</td><td>H</td></tr> </tbody> </table>	A	B	C	D	E	F	G	H	I	Q	H	H	H	X	X	X	X	X	X	L	X	X	X	H	H	H	X	X	X	L	X	X	X	X	X	X	H	H	H	L	All other combinations									H
A	B	C	D	E	F	G	H	I	Q																																										
H	H	H	X	X	X	X	X	X	L																																										
X	X	X	H	H	H	X	X	X	L																																										
X	X	X	X	X	X	H	H	H	L																																										
All other combinations									H																																										

HDL Syntax

Verilog ANEx *inst_name* (Q, A, B, C, D, E, F, G, H, I);

VHDL..... *inst_name*: ANEx port map (Q, A, B, C, D, E, F, G, H, I);

Pin Loading

Pin Name	Equivalent Loads		
	ANE2	ANE4	ANE6
A	1.1	1.0	2.0
B	1.1	1.0	2.0
C	1.0	1.0	2.0
D	1.1	1.1	2.1
E	1.1	1.1	2.0
F	1.1	1.1	2.0
G	1.1	1.1	2.0
H	1.1	1.1	2.0
I	1.0	1.1	2.1

AMI350LXSC 0.35 micron CMOS Standard Cell

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
ANE2	4.5	4.052	9.8
ANE4	4.8	4.452	11.2
ANE6	9.2	8.904	22.8

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


	Number of Equivalent Loads		1	4	8	13	17 (max)
	From: Any Input	To: Q	t _{PLH}	0.326	0.462	0.636	0.849
ANE2	Number of Equivalent Loads		0.362	0.496	0.665	0.870	1.031
	From: Any Input	To: Q	t _{PHL}	0.338	0.492	0.658	0.799
ANE4	Number of Equivalent Loads		0.379	0.558	0.725	0.858	1.000
	From: Any Input	To: Q	t _{PLH}	0.284	0.441	0.592	0.727
ANE6	Number of Equivalent Loads		0.320	0.490	0.652	0.790	0.927
	From: Any Input	To: Q	t _{PHL}	0.284	0.441	0.592	0.727

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

AU1x is a family of combinational one-bit full adders.

Logic Symbol	Truth Table																																													
	<table border="1"> <thead> <tr> <th>CI</th> <th>A</th> <th>B</th> <th>S</th> <th>CO</th> </tr> </thead> <tbody> <tr><td>L</td><td>L</td><td>L</td><td>L</td><td>L</td></tr> <tr><td>L</td><td>L</td><td>H</td><td>H</td><td>L</td></tr> <tr><td>L</td><td>H</td><td>L</td><td>H</td><td>L</td></tr> <tr><td>L</td><td>H</td><td>H</td><td>L</td><td>H</td></tr> <tr><td>H</td><td>L</td><td>L</td><td>H</td><td>L</td></tr> <tr><td>H</td><td>L</td><td>H</td><td>L</td><td>H</td></tr> <tr><td>H</td><td>H</td><td>L</td><td>L</td><td>H</td></tr> <tr><td>H</td><td>H</td><td>H</td><td>H</td><td>H</td></tr> </tbody> </table>	CI	A	B	S	CO	L	L	L	L	L	L	L	H	H	L	L	H	L	H	L	L	H	H	L	H	H	L	L	H	L	H	L	H	L	H	H	H	L	L	H	H	H	H	H	H
CI	A	B	S	CO																																										
L	L	L	L	L																																										
L	L	H	H	L																																										
L	H	L	H	L																																										
L	H	H	L	H																																										
H	L	L	H	L																																										
H	L	H	L	H																																										
H	H	L	L	H																																										
H	H	H	H	H																																										

HDL Syntax

Verilog AU1x *inst_name* (CO, S, A, B, CI);

VHDL..... *inst_name*: AU1x port map (CO, S, A, B, CI);

Pin Loading

Pin Name	Equivalent Loads	
	AU11	AU12
A	4.9	10.3
B	4.9	10.0
CI	3.8	7.6

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
AU11	4.5	3.476	9.4
AU12	10.0	7.096	20.7

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell

Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


Core Logic

	Number of Equivalent Loads		1	4	8	13	17 (max)
AU11	From: A	t_{PLH}	0.314	0.463	0.643	0.854	1.016
	To: S	t_{PHL}	0.635	0.798	0.983	1.191	1.347
	From: B	t_{PLH}	0.296	0.438	0.605	0.811	0.986
	To: S	t_{PHL}	0.704	0.875	1.061	1.267	1.420
	From: Cl	t_{PLH}	0.275	0.417	0.596	0.813	0.983
	To: S	t_{PHL}	0.712	0.883	1.068	1.271	1.422
AU12	From: A	t_{PLH}	0.299	0.447	0.630	0.849	1.020
	To: CO	t_{PHL}	0.400	0.584	0.781	0.997	1.156
	From: B	t_{PLH}	0.326	0.465	0.640	0.853	1.021
	To: CO	t_{PHL}	0.415	0.596	0.788	0.997	1.151
	From: Cl	t_{PLH}	0.328	0.466	0.643	0.859	1.029
	To: CO	t_{PHL}	0.341	0.514	0.704	0.917	1.081
	Number of Equivalent Loads		1	8	16	23	31 (max)
AU12	From: A	t_{PLH}	0.291	0.463	0.630	0.767	0.915
	To: S	t_{PHL}	0.512	0.708	0.882	1.022	1.177
	From: B	t_{PLH}	0.263	0.418	0.583	0.722	0.878
	To: S	t_{PHL}	0.566	0.760	0.944	1.091	1.250
	From: Cl	t_{PLH}	0.234	0.395	0.565	0.707	0.866
	To: S	t_{PHL}	0.556	0.744	0.934	1.091	1.263
	From: A	t_{PLH}	0.206	0.357	0.522	0.663	0.823
AU12	To: CO	t_{PHL}	0.314	0.527	0.709	0.849	0.995
	From: B	t_{PLH}	0.206	0.360	0.526	0.667	0.827
	To: CO	t_{PHL}	0.331	0.537	0.721	0.865	1.019
	From: Cl	t_{PLH}	0.206	0.362	0.528	0.667	0.823
	To: CO	t_{PHL}	0.237	0.435	0.614	0.756	0.909

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Logic Schematic



Core
Logic

BL02



AMI350LXSC 0.35 micron CMOS Standard Cell

Description

BL02 is a tristate bus latch that stores the final binary level on the bus when left undriven.

Logic Symbol	Truth Table	Pin Loading				
	N/A	<table border="1"><thead><tr><th></th><th>Equivalent Load</th></tr></thead><tbody><tr><td>IO</td><td>1.6</td></tr></tbody></table>		Equivalent Load	IO	1.6
	Equivalent Load					
IO	1.6					

Equivalent Gates 1.7

HDL Syntax

Verilog BL02 *inst_name* (IO);

VHDL..... *inst_name*: BL02 port map (IO);

Size And Power Characteristics



Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	1.375	nA
EQL_{pd}	8.4	Eq-load

See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

BR0x is a family of non-inverting bus receivers with a single output to be used as the output of tristate busses.

Logic Symbol	Truth Table						
 	<table border="1"> <thead> <tr> <th>A</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	Q	L	L	H	H
A	Q						
L	L						
H	H						

Core Logic

HDL Syntax

Verilog BR0x *inst_name* (Q, A);
 VHDL..... *inst_name*: BR0x port map (Q, A);

Pin Loading

Pin Name	Equivalent Loads		
	BR02	BR04	BR06
A	1.0	2.0	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
BR02	1.0	1.201	3.3
BR04	1.5	2.401	5.4
BR06	1.7	3.202	8.2

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Number of Equivalent Loads		1	8	16	23	31 (max)
BR02	From: Any Input	t_{PLH}	0.187	0.336	0.491	0.622
	To: Q	t_{PHL}	0.168	0.323	0.486	0.623
Number of Equivalent Loads		1	15	30	44	59 (max)
BR04	From: Any Input	t_{PLH}	0.174	0.257	0.386	0.516
	To: Q	t_{PHL}	0.119	0.269	0.421	0.560
Number of Equivalent Loads		1	22	44	65	87 (max)
BR06	From: Any Input	t_{PLH}	0.176	0.290	0.420	0.549
	To: Q	t_{PHL}	0.149	0.330	0.477	0.602

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell**Description**


CVDD is the resistive tie-up to the core V_{DD} bus for all cell inputs.

Equivalent Gates 1.0

HDL Syntax

Verilog CVDD *inst_name* (Q);

VHDL..... *inst_name*: CVDD port map (Q);



Core
Logic

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

CVSS is the resistive tie-down to the core V_{SS} bus for all cell inputs.


Equivalent Gates 1.0

HDL Syntax

Verilog CVSS *inst_name* (Q);


VHDL..... *inst_name*: CVSS port map (Q);

Core Logic



AMI350LXSC 0.35 micron CMOS Standard Cell
Description

DC2x is a family of two-to-four line decoder/demultiplexers with active low enable.

Logic Symbol	Truth Table																																										
	<table border="1"> <thead> <tr> <th>EN</th> <th>S1</th> <th>S0</th> <th>Q0N</th> <th>Q1N</th> <th>Q2N</th> <th>Q3N</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>X</td> <td>X</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> </tr> <tr> <td>L</td> <td>L</td> <td>L</td> <td>L</td> <td>H</td> <td>H</td> <td>H</td> </tr> <tr> <td>L</td> <td>L</td> <td>H</td> <td>H</td> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>L</td> <td>H</td> <td>L</td> <td>H</td> <td>H</td> <td>L</td> <td>H</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>L</td> </tr> </tbody> </table>	EN	S1	S0	Q0N	Q1N	Q2N	Q3N	H	X	X	H	H	H	H	L	L	L	L	H	H	H	L	L	H	H	L	H	H	L	H	L	H	H	L	H	L	H	H	H	H	H	L
EN	S1	S0	Q0N	Q1N	Q2N	Q3N																																					
H	X	X	H	H	H	H																																					
L	L	L	L	H	H	H																																					
L	L	H	H	L	H	H																																					
L	H	L	H	H	L	H																																					
L	H	H	H	H	H	L																																					

HDL Syntax

Verilog DC2x *inst_name* (Q0N, Q1N, Q2N, Q3N, EN, S0, S1);

VHDL..... *inst_name*: DC2x port map (Q0N, Q1N, Q2N, Q3N, EN, S0, S1);

Pin Loading

Pin Name	Equivalent Loads	
	DC21	DC22
S0	3.4	3.4
S1	3.4	3.4
EN	1.0	4.2

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
DC21	5.2	4.852	15.3
DC22	6.2	5.189	16.3

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)


 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	2	4	5	7 (max)
DC21	From: Sx	t_{PLH}	0.236	0.296	0.415	0.475	0.594
	To: QN	t_{PHL}	0.257	0.334	0.479	0.548	0.684
	From: EN	t_{PLH}	0.331	0.391	0.509	0.567	0.681
	To: QN	t_{PHL}	0.321	0.398	0.542	0.612	0.748
	Number of Equivalent Loads		1	4	8	13	17 (max)
DC22	From: Sx	t_{PLH}	0.194	0.327	0.503	0.719	0.892
	To: QN	t_{PHL}	0.284	0.447	0.633	0.843	1.002
	From: EN	t_{PLH}	0.218	0.350	0.525	0.743	0.917
	To: QN	t_{PHL}	0.349	0.507	0.681	0.890	1.060

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell
Description

DC3x is a family of three-to-eight line decoder/demultiplexers with active low enable.

Logic Symbol		Truth Table											
	DC3x	EN	S2	S1	S0	Q0N	Q1N	Q2N	Q3N	Q4N	Q5N	Q6N	Q7N
		H	X	X	X	H	H	H	H	H	H	H	H
		L	L	L	L	L	H	H	H	H	H	H	H
		L	L	L	H	H	L	H	H	H	H	H	H
		L	L	H	L	H	H	L	H	H	H	H	H
		L	L	H	H	H	H	H	L	H	H	H	H
		L	H	L	L	H	H	H	H	L	H	H	H
		L	H	L	H	H	H	H	H	H	L	H	H
		L	H	H	L	H	H	H	H	H	H	L	H
		L	H	H	H	H	H	H	H	H	H	H	L

Core Logic
HDL Syntax

Verilog DC3x *inst_name* (Q0N, Q1N, Q2N, Q3N, Q4N, Q5N, Q6N, Q7N, EN, S0, S1, S2);

VHDL *inst_name* DC3x port map (Q0N, Q1N, Q2N, Q3N, Q4N, Q5N, Q6N, Q7N, EN, S0, S1, S2);

Pin Loading

Pin Name	Equivalent Loads	
	DC31	DC32
S0	5.9	6.1
S1	6.3	6.4
S2	5.7	5.7
EN	1.0	1.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
DC31	11.5	10.313	37.0
DC32	15.8	11.852	53.5

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell


Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	2	3	4	6 (max)
DC31	From: Sx	t_{PLH}	0.303	0.375	0.444	0.512	0.645
	To: QN	t_{PHL}	0.344	0.439	0.529	0.615	0.776
DC32	From: EN	t_{PLH}	0.493	0.556	0.623	0.694	0.843
	To: QN	t_{PHL}	0.477	0.569	0.656	0.739	0.899
	Number of Equivalent Loads		1	4	8	13	17 (max)
DC32	From: Sx	t_{PLH}	0.217	0.351	0.516	0.725	0.903
	To: QN	t_{PHL}	0.313	0.493	0.694	0.921	1.090
DC32	From: EN	t_{PLH}	0.663	0.810	0.985	1.191	1.348
	To: QN	t_{PHL}	0.738	0.925	1.119	1.329	1.482

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


Logic Schematic



AMI350LXSC 0.35 micron CMOS Standard Cell

Description

DF00x is a family of static, master-slave D flip-flops without SET or RESET. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Table												
	<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>D</th> <th>C</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>↑</td> <td>H</td> </tr> <tr> <td>L</td> <td>↑</td> <td>L</td> </tr> <tr> <td>X</td> <td>L</td> <td>NC</td> </tr> </tbody> </table> <p>NC = No Change</p>	D	C	Q	H	↑	H	L	↑	L	X	L	NC
D	C	Q											
H	↑	H											
L	↑	L											
X	L	NC											

HDL Syntax

Verilog DF00x *inst_name* (Q, C, D);
 VHDL..... *inst_name*: DF00x port map (Q, C, D);

Pin Loading

Pin Name	Equivalent Loads	
	DF001	DF002
D	1.1	1.1
C	1.1	1.1

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
DF001	3.8	2.851	7.8
DF002	3.8	3.251	9.0

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	4	8	13	17 (max)
	From: C	t_{PLH}	0.440	0.578	0.750	0.957	1.119
DF001	To: Q	t_{PHL}	0.384	0.523	0.695	0.901	1.061
	Number of Equivalent Loads		1	8	16	23	31 (max)
DF002	From: C	t_{PLH}	0.418	0.579	0.743	0.879	1.029
	To: Q	t_{PHL}	0.378	0.561	0.733	0.872	1.022


Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


From	To	Parameter	Cell	
			DF001	DF002
Min C Width	High	t_w	0.449	0.414
Min C Width	Low	t_w	0.442	0.428
Min D Setup		t_{su}	0.258	0.261
Min D Hold		t_h	0.134	0.124

Logic Schematic



AMI350LXSC 0.35 micron CMOS Standard Cell
Description

DF011 is a static, master-slave D flip-flop. RESET is asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Table	Pin Loading																												
	<table border="1"> <thead> <tr> <th>RN</th> <th>D</th> <th>C</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>X</td> <td>X</td> <td>L</td> </tr> <tr> <td>H</td> <td>L</td> <td>↑</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>↑</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>L</td> <td>NC</td> </tr> </tbody> </table> <p style="text-align: center;">NC = No Change</p>	RN	D	C	Q	L	X	X	L	H	L	↑	L	H	H	↑	H	H	X	L	NC	<table border="1"> <thead> <tr> <th></th> <th>Equivalent Load</th> </tr> </thead> <tbody> <tr> <td>D</td> <td>1.1</td> </tr> <tr> <td>C</td> <td>1.1</td> </tr> <tr> <td>RN</td> <td>1.1</td> </tr> </tbody> </table>		Equivalent Load	D	1.1	C	1.1	RN	1.1
RN	D	C	Q																											
L	X	X	L																											
H	L	↑	L																											
H	H	↑	H																											
H	X	L	NC																											
	Equivalent Load																													
D	1.1																													
C	1.1																													
RN	1.1																													

Core Logic
Equivalent Gates 4.8

HDL Syntax

Verilog DF011 *inst_name* (Q, C, D, RN);

VHDL *inst_name*: DF011 port map (Q, C, D, RN);

Size And Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	3.284	nA
EQL_{pd}	11.1	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	Delay (ns) To	Parameter	Number of Equivalent Loads				
			1	2	5	8	10 (max)
C	Q	t_{PLH}	0.494	0.572	0.803	1.033	1.187
		t_{PHL}	0.379	0.433	0.575	0.705	0.788
RN	Q	t_{PHL}	0.263	0.309	0.427	0.557	0.641

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


AMI350LXSC 0.35 micron CMOS Standard Cell

Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


From	To	Delay (ns)	Parameter	Value
Min C Width	High	t_w		0.485
Min C Width	Low	t_w		0.448
Min RN Width	Low	t_w		0.467
Min D Setup		t_{su}		0.274
Min D Hold		t_h		0.125
Min RN Setup		t_{su}		0.246
Min RN Hold		t_h		0.286

Core Logic

Logic Schematic


AMI350LXSC 0.35 micron CMOS Standard Cell
Description

DF021 is a static, master-slave D flip-flop. SET is asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Table	Pin Loading																												
	<table border="1"> <thead> <tr> <th>SN</th> <th>D</th> <th>C</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>X</td> <td>X</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> <td>↑</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>↑</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>L</td> <td>NC</td> </tr> </tbody> </table> <p style="text-align: center;">NC = No Change</p>	SN	D	C	Q	L	X	X	H	H	L	↑	L	H	H	↑	H	H	X	L	NC	<table border="1"> <thead> <tr> <th></th> <th>Equivalent Load</th> </tr> </thead> <tbody> <tr> <td>D</td> <td>1.1</td> </tr> <tr> <td>C</td> <td>1.1</td> </tr> <tr> <td>SN</td> <td>2.2</td> </tr> </tbody> </table>		Equivalent Load	D	1.1	C	1.1	SN	2.2
SN	D	C	Q																											
L	X	X	H																											
H	L	↑	L																											
H	H	↑	H																											
H	X	L	NC																											
	Equivalent Load																													
D	1.1																													
C	1.1																													
SN	2.2																													

Equivalent Gates 4.5

HDL Syntax

Verilog.....DF021 *inst_name* (Q, C, D, SN);

VHDL.....*inst_name*: DF021 port map (Q, C, D, SN);

Size And Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	3.427	nA
EOL_{pd}	8.1	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Number of Equivalent Loads				
			1	2	5	8	10 (max)
C	Q	t_{PLH}	0.453	0.508	0.664	0.813	0.911
		t_{PHL}	0.400	0.469	0.648	0.810	0.911
SN	Q	t_{PLH}	0.168	0.216	0.340	0.493	0.598

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell


Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Delay (ns)	Parameter	Value
Min C Width	High	t_w		0.453
Min C Width	Low	t_w		0.451
Min SN Width	Low	t_w		0.675
Min D Setup		t_{su}		0.277
Min D Hold		t_h		0.125
Min SN Setup		t_{su}		0.125
Min SN Hold		t_h		0.410


Core Logic

Logic Schematic



AMI350LXSC 0.35 micron CMOS Standard Cell
Description

DF031 is a static, master-slave D flip-flop. SET and RESET are asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Table	Pin Loading																																				
		SN	RN	D	C	Q	Equivalent Load																															
	<table border="1"> <thead> <tr> <th>SN</th> <th>RN</th> <th>D</th> <th>C</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>X</td> <td>X</td> <td>IL</td> </tr> <tr> <td>L</td> <td>H</td> <td>X</td> <td>X</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> <td>X</td> <td>X</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> <td>↑</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> <td>↑</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>X</td> <td>L</td> <td>NC</td> </tr> </tbody> </table> <p>NC = No Change IL = Illegal</p>	SN	RN	D	C	Q	L	L	X	X	IL	L	H	X	X	H	H	L	X	X	L	H	H	L	↑	L	H	H	H	↑	H	H	H	X	L	NC	D	1.0
SN	RN	D	C	Q																																		
L	L	X	X	IL																																		
L	H	X	X	H																																		
H	L	X	X	L																																		
H	H	L	↑	L																																		
H	H	H	↑	H																																		
H	H	X	L	NC																																		
		C	1.0																																			
		SN	2.2																																			
		RN	1.1																																			

Equivalent Gates 5.5

HDL Syntax

Verilog DF031 *inst_name* (Q, D, RN, SN);
VHDL..... *inst_name*: DF031 port map (Q, D, RN, SN);

Size And Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ C$)	3.940	nA
EQL_{pd}	12.2	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ C$, $V_{DD} = 3.3V$, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	2	5	8	10 (max)
C		Q	t_{PLH}	0.532	0.626	0.908	1.190	1.378
			t_{PHL}	0.415	0.485	0.681	0.865	0.985
RN		Q	t_{PHL}	0.295	0.364	0.539	0.720	0.838
SN		Q	t_{PLH}	0.156	0.202	0.307	0.434	0.526

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Core Logic

Timing Constraints


Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Value
Min C Width	High	t_w	0.536
Min C Width	Low	t_w	0.469
Min RN Width	Low	t_w	0.477
Min SN Width	Low	t_w	0.638
Min D Setup		t_{su}	0.306
Min D Hold		t_h	0.129
Min RN Setup		t_{su}	0.280
Min RN Hold		t_h	0.284
Min SN Setup		t_{su}	0.149
Min SN Hold		t_h	0.409

Logic Schematic


RN

SN



AMI350LXSC 0.35 micron CMOS Standard Cell
Description

DF10x is a family of static, master-slave D flip-flops. SET is asynchronous and active low. Outputs are buffered and change state on the rising edge of the clock.

Logic Symbol	Truth Table																									
	<table border="1"> <thead> <tr> <th>SN</th> <th>D</th> <th>C</th> <th>Q</th> <th>QN</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>X</td> <td>X</td> <td>H</td> <td>L</td> </tr> <tr> <td>H</td> <td>L</td> <td>↑</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>↑</td> <td>H</td> <td>L</td> </tr> <tr> <td>H</td> <td>X</td> <td>L</td> <td>NC</td> <td>NC</td> </tr> </tbody> </table> <p style="text-align: center;">NC = No Change</p>	SN	D	C	Q	QN	L	X	X	H	L	H	L	↑	L	H	H	H	↑	H	L	H	X	L	NC	NC
SN	D	C	Q	QN																						
L	X	X	H	L																						
H	L	↑	L	H																						
H	H	↑	H	L																						
H	X	L	NC	NC																						

Core Logic
HDL Syntax

Verilog.....DF10x *inst_name* (Q, QN, C, D, SN);
 VHDL.....*inst_name*: DF10x port map (Q, QN, C, D, SN);

Pin Loading

Pin Name	Equivalent Loads			
	DF101	DF102	DF104	DF106
D	1.1	1.0	1.1	1.0
C	1.1	1.0	1.1	1.1
SN	2.3	2.3	3.5	3.4

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static IDD ($T_J = 85^\circ\text{C}$) (nA)	EQLpd (Eq-load)
DF101	5.2	4.228	11.4
DF102	5.2	5.028	14.1
DF104	6.5	7.941	23.5
DF106	7.0	9.542	28.0

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Core Logic

Number of Equivalent Loads		1	4	8	13	17 (max)	
DF101	From: C To: Q	t_{PLH} t_{PHL}	0.462 0.421	0.597 0.582	0.772 0.765	0.987 0.972	1.158 1.128
	From: C To: QN	t_{PLH} t_{PHL}	0.532 0.594	0.657 0.721	0.827 0.889	1.042 1.098	1.216 1.265
	From: SN To: Q	t_{PLH}	0.538	0.671	0.849	1.072	1.250
	From: SN To: QN	t_{PHL}	0.242	0.379	0.547	0.749	0.906
	Number of Equivalent Loads		1	8	16	23	31 (max)
DF102	From: C To: Q	t_{PLH} t_{PHL}	0.455 0.415	0.611 0.610	0.774 0.792	0.911 0.937	1.063 1.094
	From: C To: QN	t_{PLH} t_{PHL}	0.597 0.651	0.733 0.805	0.882 0.960	1.011 1.089	1.157 1.231
	From: SN To: Q	t_{PLH}	0.610	0.765	0.927	1.062	1.213
	From: SN To: QN	t_{PHL}	0.235	0.413	0.581	0.715	0.860
	Number of Equivalent Loads		1	15	30	44	59 (max)
DF104	From: C To: Q	t_{PLH} t_{PHL}	0.494 0.424	0.664 0.642	0.815 0.801	0.950 0.935	1.108 1.074
	From: C To: QN	t_{PLH} t_{PHL}	0.591 0.646	0.718 0.785	0.855 0.935	0.999 1.075	1.136 1.224
	From: SN To: Q	t_{PLH}	0.551	0.696	0.860	1.009	1.160
	From: SN To: QN	t_{PHL}	0.188	0.364	0.515	0.648	0.790
	Number of Equivalent Loads		1	22	44	65	87 (max)
DF106	From: C To: Q	t_{PLH} t_{PHL}	0.520 0.438	0.673 0.672	0.815 0.846	0.944 0.990	1.072 1.131
	From: C To: QN	t_{PLH} t_{PHL}	0.648 0.703	0.796 0.865	0.934 1.020	1.055 1.154	1.176 1.290
	From: SN To: Q	t_{PLH}	0.615	0.800	0.969	1.116	1.258
	From: SN To: QN	t_{PHL}	0.215	0.396	0.538	0.668	0.802

AMI350LXSC 0.35 micron CMOS Standard Cell


Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Cell			
			DF101	DF102	DF104	DF106
Min C Width	High	t_w	0.469	0.519	0.563	0.615
Min C Width	Low	t_w	0.457	0.454	0.542	0.522
Min SN Width		t_w	0.415	0.500	0.472	0.560
Min D Setup		t_{su}	0.279	0.284	0.325	0.310
Min D Hold		t_h	0.129	0.124	0.145	0.144
Min SN Setup		t_{su}	0.128	0.129	0.159	0.155
Min SN Hold		t_h	0.409	0.404	0.468	0.448

Logic Schematic



DF11x



AMI350LXSC 0.35 micron CMOS Standard Cell

Description

DF11x is a family of static, master-slave D flip-flops. RESET is asynchronous and active low. Outputs are buffered and change state on the rising edge of the clock.

Logic Symbol	Truth Table																									
	<table border="1"><thead><tr><th>RN</th><th>D</th><th>C</th><th>Q</th><th>QN</th></tr></thead><tbody><tr><td>L</td><td>X</td><td>X</td><td>L</td><td>H</td></tr><tr><td>H</td><td>L</td><td>↑</td><td>L</td><td>H</td></tr><tr><td>H</td><td>H</td><td>↑</td><td>H</td><td>L</td></tr><tr><td>H</td><td>X</td><td>L</td><td>NC</td><td>NC</td></tr></tbody></table> <p>NC = No Change</p>	RN	D	C	Q	QN	L	X	X	L	H	H	L	↑	L	H	H	H	↑	H	L	H	X	L	NC	NC
RN	D	C	Q	QN																						
L	X	X	L	H																						
H	L	↑	L	H																						
H	H	↑	H	L																						
H	X	L	NC	NC																						

HDL Syntax

Verilog.....DF11x *inst_name* (Q, QN, C, D, RN);

VHDL.....inst_DF11x : DF11x port map (Q, QN, C, D, RN);

Pin Loading

Pin Name	Equivalent Loads			
	DF111	DF112	DF114	DF116
D	1.0	1.0	1.0	1.0
C	1.0	1.0	1.0	1.0
RN	1.0	1.1	1.0	1.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
DF111	5.5	4.084	13.8
DF112	5.8	4.885	16.9
DF114	7.0	7.526	26.2
DF116	8.0	9.126	31.7

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Core Logic

Number of Equivalent Loads		1	4	8	13	17 (max)	
DF111	From: C To: Q	t_{PLH} t_{PHL}	0.448 0.408	0.585 0.565	0.758 0.753	0.971 0.973	1.141 1.143
	From: C To: QN	t_{PLH} t_{PHL}	0.496 0.626	0.626 0.777	0.796 0.954	1.004 1.158	1.169 1.313
	From: RN To: Q	t_{PHL}	0.777	0.966	1.169	1.391	1.553
	From: RN To: QN	t_{PLH}	0.298	0.426	0.597	0.815	0.989
	Number of Equivalent Loads		1	8	16	23	31 (max)
DF112	From: C To: Q	t_{PLH} t_{PHL}	0.439 0.417	0.605 0.619	0.773 0.804	0.914 0.950	1.069 1.107
	From: C To: QN	t_{PLH} t_{PHL}	0.555 0.709	0.692 0.869	0.851 1.037	0.990 1.178	1.151 1.334
	From: RN To: Q	t_{PHL}	0.874	1.118	1.310	1.453	1.600
	From: RN To: QN	t_{PLH}	0.307	0.448	0.610	0.752	0.914
	Number of Equivalent Loads		1	15	30	44	59 (max)
DF114	From: C To: Q	t_{PLH} t_{PHL}	0.518 0.400	0.667 0.620	0.827 0.796	0.972 0.934	1.126 1.062
	From: C To: QN	t_{PLH} t_{PHL}	0.531 0.697	0.678 0.886	0.817 1.030	0.944 1.158	1.081 1.295
	From: RN To: Q	t_{PHL}	0.776	1.008	1.198	1.357	1.515
	From: RN To: QN	t_{PLH}	0.304	0.454	0.601	0.729	0.881
	Number of Equivalent Loads		1	22	44	65	87 (max)
DF116	From: C To: Q	t_{PLH} t_{PHL}	0.464 0.457	0.639 0.692	0.792 0.848	0.932 0.983	1.076 1.122
	From: C To: QN	t_{PLH} t_{PHL}	0.603 0.781	0.732 0.993	0.882 1.144	1.021 1.266	1.164 1.385
	From: RN To: Q	t_{PHL}	0.899	1.176	1.356	1.498	1.630
	From: RN To: QN	t_{PLH}	0.312	0.467	0.610	0.739	0.874

AMI350LXSC 0.35 micron CMOS Standard Cell


Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Cell			
			DF111	DF112	DF114	DF116
Min C Width	High	t_w	0.479	0.555	0.582	0.656
Min C Width	Low	t_w	0.424	0.436	0.499	0.499
Min RN Width		t_w	0.450	0.466	0.519	0.517
Min D Setup		t_{su}	0.263	0.270	0.305	0.305
Min D Hold		t_h	0.122	0.124	0.140	0.141
Min RN Setup		t_{su}	0.236	0.246	0.304	0.303
Min RN Hold		t_h	0.273	0.281	0.305	0.305


Logic Schematic



AMI350LXSC 0.35 micron CMOS Standard Cell

Description

DF12x is a family of static, master-slave D flip-flops. SET and RESET are asynchronous and active low. Outputs are buffered and change state on the rising edge of the clock.

Logic Symbol		Truth Table																																															
		<table border="1"> <thead> <tr> <th>SN</th><th>RN</th><th>D</th><th>C</th><th>Q</th><th>QN</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>X</td><td>X</td><td>IL</td><td>IL</td></tr> <tr> <td>L</td><td>H</td><td>X</td><td>X</td><td>H</td><td>L</td></tr> <tr> <td>H</td><td>L</td><td>X</td><td>X</td><td>L</td><td>H</td></tr> <tr> <td>H</td><td>H</td><td>L</td><td>↑</td><td>L</td><td>H</td></tr> <tr> <td>H</td><td>H</td><td>H</td><td>↑</td><td>H</td><td>L</td></tr> <tr> <td>H</td><td>H</td><td>X</td><td>L</td><td>NC</td><td>NC</td></tr> </tbody> </table>						SN	RN	D	C	Q	QN	L	L	X	X	IL	IL	L	H	X	X	H	L	H	L	X	X	L	H	H	H	L	↑	L	H	H	H	H	↑	H	L	H	H	X	L	NC	NC
SN	RN	D	C	Q	QN																																												
L	L	X	X	IL	IL																																												
L	H	X	X	H	L																																												
H	L	X	X	L	H																																												
H	H	L	↑	L	H																																												
H	H	H	↑	H	L																																												
H	H	X	L	NC	NC																																												
IL = Illegal						NC = No Change																																											

Core Logic

HDL Syntax

Verilog DF12x *inst_name* (Q, QN, C, D, RN, SN);

VHDL..... *inst_name*: DF12x port map (Q, QN, C, D, RN, SN);

Pin Loading

Pin Name	Equivalent Loads			
	DF121	DF122	DF124	DF126
D	1.0	1.0	1.0	1.0
C	1.0	1.0	1.0	1.0
SN	2.2	2.2	2.2	2.2
RN	1.0	1.0	1.0	1.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
DF121	6.2	4.741	15.0
DF122	6.2	5.541	17.5
DF124	7.5	7.942	25.0
DF126	8.5	9.543	30.5

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Number of Equivalent Loads		1	4	8	13	17 (max)	
DF121	From: C To: Q	t_{PLH} t_{PHL}	0.458 0.422	0.589 0.583	0.764 0.763	0.984 0.971	1.160 1.131
	From: C To: QN	t_{PLH} t_{PHL}	0.543 0.696	0.675 0.855	0.847 1.037	1.059 1.244	1.227 1.400
	From: SN To: Q	t_{PLH}	0.536	0.691	0.871	1.078	1.235
	From: SN To: QN	t_{PHL}	0.241	0.376	0.540	0.745	0.913
	From: RN To: Q	t_{PHL}	0.801	1.001	1.202	1.415	1.567
	From: RN To: QN	t_{PLH}	0.336	0.475	0.650	0.862	1.032
Number of Equivalent Loads		1	8	16	23	31 (max)	
DF122	From: C To: Q	t_{PLH} t_{PHL}	0.450 0.418	0.609 0.618	0.774 0.801	0.913 0.947	1.066 1.103
	From: C To: QN	t_{PLH} t_{PHL}	0.615 0.771	0.757 0.959	0.908 1.130	1.035 1.265	1.179 1.410
	From: SN To: Q	t_{PLH}	0.603	0.768	0.930	1.062	1.207
	From: SN To: QN	t_{PHL}	0.229	0.402	0.570	0.706	0.854
	From: RN To: Q	t_{PHL}	0.874	1.102	1.301	1.454	1.615
	From: RN To: QN	t_{PLH}	0.336	0.492	0.660	0.801	0.958

AMI350LXSC 0.35 micron CMOS Standard Cell
Core Logic

Number of Equivalent Loads		1	15	30	44	59 (max)	
DF124	From: C To: Q	t_{PLH} t_{PHL}	0.777 0.659	0.934 0.822	1.079 0.978	1.206 1.117	1.338 1.262
	From: C To: QN	t_{PLH} t_{PHL}	0.519 0.577	0.657 0.757	0.796 0.915	0.926 1.048	1.067 1.184
	From: SN To: Q	t_{PLH}	0.306	0.456	0.605	0.737	0.877
	From: SN To: QN	t_{PHL}	0.677	0.847	1.005	1.143	1.285
	From: RN To: Q	t_{PHL}	0.462	0.627	0.785	0.920	1.064
	From: RN To: QN	t_{PLH}	0.904	1.022	1.169	1.314	1.477
Number of Equivalent Loads		1	22	44	65	87 (max)	
DF126	From: C To: Q	t_{PLH} t_{PHL}	0.863 0.710	0.993 0.932	1.115 1.069	1.246 1.189	1.397 1.310
	From: C To: QN	t_{PLH} t_{PHL}	0.557 0.592	0.696 0.806	0.830 0.977	0.960 1.114	1.098 1.240
	From: SN To: Q	t_{PLH}	0.361	0.502	0.638	0.768	0.903
	From: SN To: QN	t_{PHL}	0.727	0.926	1.087	1.222	1.354
	From: RN To: Q	t_{PHL}	0.512	0.715	0.857	0.987	1.122
	From: RN To: QN	t_{PLH}	0.975	1.111	1.254	1.390	1.533

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Timing Constraints


Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Cell			
			DF121	DF122	DF124	DF126
Min C Width	High	t_w	0.532	0.602	0.530	0.540
Min C Width	Low	t_w	0.461	0.465	0.463	0.465
Min RN Width	Low	t_w	0.463	0.467	0.472	0.467
Min SN Width	Low	t_w	0.418	0.497	0.421	0.429
Min D Setup		t_{su}	0.295	0.299	0.301	0.299
Min D Hold		t_h	0.130	0.130	0.126	0.129
Min RN Setup		t_{su}	0.271	0.276	0.278	0.277
Min RN Hold		t_h	0.282	0.282	0.280	0.281
Min SN Setup		t_{su}	0.147	0.149	0.149	0.149
Min SN Hold		t_h	0.406	0.407	0.405	0.407

Logic Schematic

RN


SN



AMI350LXSC 0.35 micron CMOS Standard Cell

Description

DF1Fx is a family of static, master-slave D flip-flops without SET or RESET. Outputs are buffered and change state on the rising edge of the clock.

Logic Symbol	Truth Table																				
	<table border="1"> <thead> <tr> <th>D</th> <th>C</th> <th>Q</th> <th>QN</th> </tr> </thead> <tbody> <tr> <td>X</td> <td>X</td> <td>L</td> <td>H</td> </tr> <tr> <td>L</td> <td>↑</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>↑</td> <td>H</td> <td>L</td> </tr> <tr> <td>X</td> <td>L</td> <td>NC</td> <td>NC</td> </tr> </tbody> </table> <p style="text-align: center;">NC = No Change</p>	D	C	Q	QN	X	X	L	H	L	↑	L	H	H	↑	H	L	X	L	NC	NC
D	C	Q	QN																		
X	X	L	H																		
L	↑	L	H																		
H	↑	H	L																		
X	L	NC	NC																		

HDL Syntax

Verilog DF1Fx *inst_name* (Q, QN, C, D);

VHDL *inst_name*: DF1Fx port map (Q, QN, C, D)

Pin Loading

Pin Name	Equivalent Loads			
	DF1F1	DF1F2	DF1F4	DF1F6
D	1.1	1.0	1.0	1.0
C	1.1	1.0	1.0	1.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
DF1F1	4.8	3.652	11.1
DF1F2	4.8	4.452	12.9
DF1F4	5.5	6.852	20.0
DF1F6	6.0	8.853	26.9

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Number of Equivalent Loads		1	4	8	13	17 (max)
DF1F1	From: C	t_{PLH}	0.460	0.597	0.773	0.988
	To: Q	t_{PHL}	0.418	0.581	0.768	0.980
DF1F2	From: C	t_{PLH}	0.498	0.620	0.788	1.002
	To: QN	t_{PHL}	0.575	0.708	0.875	1.075
Number of Equivalent Loads		1	8	16	23	31 (max)
DF1F2	From: C	t_{PLH}	0.437	0.596	0.764	0.906
	To: Q	t_{PHL}	0.408	0.609	0.792	0.936
DF1F4	From: C	t_{PLH}	0.529	0.671	0.824	0.954
	To: QN	t_{PHL}	0.578	0.734	0.894	1.027
Number of Equivalent Loads		1	15	30	44	59 (max)
DF1F4	From: C	t_{PLH}	0.634	0.770	0.919	1.057
	To: Q	t_{PHL}	0.603	0.789	0.936	1.068
DF1F6	From: C	t_{PLH}	0.445	0.583	0.732	0.872
	To: QN	t_{PHL}	0.506	0.674	0.825	0.956
Number of Equivalent Loads		1	22	44	65	87 (max)
DF1F6	From: C	t_{PLH}	0.651	0.795	0.925	1.048
	To: Q	t_{PHL}	0.595	0.767	0.908	1.032
DF1F6	From: C	t_{PLH}	0.352	0.606	0.755	0.893
	To: QN	t_{PHL}	0.579	0.737	0.869	0.995

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Cell			
			DF1F1	DF1F2	DF1F4	DF1F6
Min C Width	High	t_w	0.454	0.479	0.441	0.476
Min C Width	Low	t_w	0.442	0.418	0.422	0.425
Min D Setup		t_{su}	0.268	0.255	0.257	0.258
Min D Hold		t_h	0.128	0.124	0.123	0.124

AMI350LXSC 0.35 micron CMOS Standard Cell

Logic Schematic




DF20x



AMI350LXSC 0.35 micron CMOS Standard Cell

Description

DF20x is a family of static, master-slave, multiplexed scan D flip-flops without SET or RESET. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Table																														
 DF20x	<table border="1"><thead><tr><th>C</th><th>D</th><th>SD</th><th>SE</th><th>Q</th></tr></thead><tbody><tr><td>↑</td><td>H</td><td>X</td><td>L</td><td>H</td></tr><tr><td>↑</td><td>L</td><td>X</td><td>L</td><td>L</td></tr><tr><td>↑</td><td>X</td><td>H</td><td>H</td><td>H</td></tr><tr><td>↑</td><td>X</td><td>L</td><td>H</td><td>L</td></tr><tr><td>L</td><td>X</td><td>X</td><td>X</td><td>NC</td></tr></tbody></table> <p>NC = No Change</p>	C	D	SD	SE	Q	↑	H	X	L	H	↑	L	X	L	L	↑	X	H	H	H	↑	X	L	H	L	L	X	X	X	NC
C	D	SD	SE	Q																											
↑	H	X	L	H																											
↑	L	X	L	L																											
↑	X	H	H	H																											
↑	X	L	H	L																											
L	X	X	X	NC																											

HDL Syntax

Verilog DF20x *inst_name* (Q, C, D, SD, SE);
VHDL..... *inst_name*: DF20x port map (Q, C, D, SD, SE);

Pin Loading

Pin Name	Equivalent Loads	
	DF201	DF202
C	1.0	1.0
D	1.0	1.0
SD	1.0	1.0
SE	2.2	2.2

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
DF201	5.0	3.876	11.5
DF202	5.0	4.068	12.3

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	4	8	13	17 (max)
DF201	From: C	t_{PLH}	0.425	0.562	0.734	0.942	1.104
	To: Q	t_{PHL}	0.375	0.519	0.691	0.891	1.045
DF202	Number of Equivalent Loads		1	8	16	23	31 (max)
	From: C	t_{PLH}	0.421	0.569	0.730	0.867	1.021
	To: Q	t_{PHL}	0.379	0.545	0.721	0.869	1.036

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


Timing Constraints

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	Delay (ns) To	Parameter	Cell	
			DF201	DF202
Min C Width	High	t_w	0.426	0.419
Min C Width	Low	t_w	0.601	0.549
Min D Setup		t_{su}	0.481	0.461
Min D Hold		t_h	0.128	0.126
Min SD Setup		t_{su}	0.481	0.461
Min SD Hold		t_h	0.128	0.126
Min SE Setup		t_{su}	0.581	0.562
Min SE Hold		t_h	0.128	0.126

AMI350LXSC 0.35 micron CMOS Standard Cell


Logic Schematic



Core Logic

AMI350LXSC 0.35 micron CMOS Standard Cell
Description

DF211 is a static, master-slave, multiplexed scan D flip-flop. RESET is asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Table	Pin Loading																																											
		C	D	RN	SD	SE	Equivalent Load																																						
	<table border="1"> <thead> <tr> <th>C</th><th>D</th><th>RN</th><th>SD</th><th>SE</th><th>Q</th></tr> </thead> <tbody> <tr><td>↑</td><td>H</td><td>H</td><td>X</td><td>L</td><td>H</td></tr> <tr><td>↑</td><td>L</td><td>H</td><td>X</td><td>L</td><td>L</td></tr> <tr><td>↑</td><td>X</td><td>H</td><td>H</td><td>H</td><td>H</td></tr> <tr><td>↑</td><td>X</td><td>H</td><td>L</td><td>H</td><td>L</td></tr> <tr><td>X</td><td>X</td><td>L</td><td>X</td><td>X</td><td>L</td></tr> <tr><td>L</td><td>X</td><td>H</td><td>X</td><td>X</td><td>NC</td></tr> </tbody> </table> <p style="text-align: center;">NC = No Change</p>	C	D	RN	SD	SE	Q	↑	H	H	X	L	H	↑	L	H	X	L	L	↑	X	H	H	H	H	↑	X	H	L	H	L	X	X	L	X	X	L	L	X	H	X	X	NC	C	1.0
C	D	RN	SD	SE	Q																																								
↑	H	H	X	L	H																																								
↑	L	H	X	L	L																																								
↑	X	H	H	H	H																																								
↑	X	H	L	H	L																																								
X	X	L	X	X	L																																								
L	X	H	X	X	NC																																								
		D	1.0																																										
		RN	1.1																																										
		SD	1.0																																										
		SE	2.2																																										

Core Logic
Equivalent Gates 6.0

HDL Syntax

Verilog DF211 *inst_name* (Q, C, D, RN, SD, SE);
VHDL..... *inst_name*: DF211 port map (Q, C, D, RN, SD, SE);

Size And Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	6.373	nA
EQL_{pd}	14.4	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	2	5	8	10 (max)
C		Q	t_{PLH}	0.491	0.574	0.806	1.028	1.172
			t_{PHL}	0.391	0.446	0.588	0.714	0.793
RN		Q	t_{PHL}	0.266	0.313	0.433	0.558	0.639

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


AMI350LXSC 0.35 micron CMOS Standard Cell

Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Delay (ns)	Parameter	Value
Min C Width	High	t_w		0.487
Min C Width	Low	t_w		0.563
Min RN Width	Low	t_w		0.472
Min D Setup		t_{su}		0.462
Min D Hold		t_h		0.127
Min SD Setup		t_{su}		0.462
Min SD Hold		t_h		0.127
Min SE Setup		t_{su}		0.562
Min SE Hold		t_h		0.127
Min RN Setup		t_{su}		0.248
Min RN Hold		t_h		0.295

Logic Schematic



AMI350LXSC 0.35 micron CMOS Standard Cell
Description

DF221 is a static, master-slave, multiplexed scan D flip-flop. SET is asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Table						Pin Loading	Equivalent Load
	C	D	SD	SE	SN	Q		
DF221	↑	H	X	L	H	H		
	↑	L	X	L	H	L		
	↑	X	H	H	H	H		
	↑	X	L	H	H	L		
	X	X	X	X	L	H		
	L	X	X	X	H	NC		

NC = No Change

Core Logic
Equivalent Gates 5.5

HDL Syntax

Verilog DF221 *inst_name* (Q, C, D, SD, SE, SN);
VHDL *inst_name*: DF221 port map (Q, C, D, SD, SE, SN);

Size And Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	4.244	nA
EQL _{pd}	11.5	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	2	5	8	10 (max)
C		Q	t_{PLH}	0.448	0.503	0.659	0.808	0.905
			t_{PHL}	0.407	0.473	0.653	0.819	0.925
SN		Q	t_{PLH}	0.171	0.218	0.341	0.494	0.601

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell


Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Value
Min C Width	High	t_w	0.448
Min C Width	Low	t_w	0.583
Min SN Width	Low	t_w	0.400
Min D Setup		t_{su}	0.482
Min D Hold		t_h	0.127
Min SD Setup		t_{su}	0.482
Min SD Hold		t_h	0.127
Min SE Setup		t_{su}	0.583
Min SE Hold		t_h	0.127
Min SN Setup		t_{su}	0.127
Min SN Hold		t_h	0.414

Logic Schematic

SN



AMI350LXSC 0.35 micron CMOS Standard Cell
Description

DF231 is a static, master-slave, multiplexed scan D flip-flop. SET and RESET are asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Table							Pin Loading	
	C	D	RN	SD	SE	SN	Q		Equivalent Load
DF231	↑	H	H	X	L	H	H		
	↑	L	H	X	L	H	L		
	↑	X	H	H	H	H	H	C	1.0
	↑	X	H	L	H	H	L	D	1.0
	X	X	L	X	X	H	L	RN	1.0
	X	X	H	X	X	L	H	SD	1.0
	X	X	L	X	X	L	IL	SE	2.2
	L	X	H	X	X	H	NC	SN	2.2

NC = No Change IL = Illegal Condition

Core Logic
Equivalent Gates 6.8

HDL Syntax

Verilog DF231 *inst_name* (Q, C, D, RN, SD, SE, SN);

VHDL *inst_name*: DF231 port map (Q, C, D, RN, SD, SE, SN);

Size And Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	4.757	nA
EQL _{pd}	15.4	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	2	5	8	10 (max)
C		Q	t _{PLH}	0.533	0.632	0.915	1.187	1.365
			t _{PHL}	0.411	0.476	0.668	0.860	0.988
RN		Q	t _{PHL}	0.278	0.343	0.525	0.709	0.831
			t _{PLH}	0.144	0.191	0.307	0.432	0.517

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


AMI350LXSC 0.35 micron CMOS Standard Cell

Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Value
Min C Width	High	t_w	0.527
Min C Width	Low	t_w	0.605
Min RN Width	Low	t_w	0.492
Min SN Width	Low	t_w	0.381
Min D Setup		t_{su}	0.498
Min D Hold		t_h	0.129
Min SD Setup		t_{su}	0.498
Min SD Hold		t_h	0.129
Min SE Setup		t_{su}	0.598
Min SE Hold		t_h	0.129
Min RN Setup		t_{su}	0.287
Min RN Hold		t_h	0.299
Min SN Setup		t_{su}	0.156
Min SN Hold		t_h	0.420

Logic Schematic



AMI350LXSC 0.35 micron CMOS Standard Cell
Description

DF40x is a family of static, master-slave, multiplexed scan D flip-flops. SET is asynchronous and active low. Outputs are buffered and change state on the rising edge of the clock.

Logic Symbol		Truth Table						
		C	D	SD	SE	SN	Q	QN
	DF40x	↑	H	X	L	H	H	L
		↑	L	X	L	H	L	H
		↑	X	H	H	H	H	L
		↑	X	L	H	H	L	H
		X	X	X	X	L	H	L
		L	X	X	X	H	NC	NC
NC = No Change								

Core Logic
HDL Syntax

Verilog DF40x *inst_name* (Q, QN, C, D, SD, SE, SN);

VHDL..... *inst_name*: DF40x port map (Q, QN, C, D, SD, SE, SN);

Pin Loading

Pin Name	Equivalent Loads			
	DF401	DF402	DF404	DF406
C	1.0	1.0	1.0	1.0
D	1.0	1.0	1.0	1.0
SD	1.0	1.0	1.0	1.0
SE	2.2	2.2	2.2	2.2
SN	2.2	2.2	3.3	3.3

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
DF401	6.2	5.045	14.5
DF402	6.2	5.845	17.1
DF404	7.8	8.758	25.5
DF406	8.5	10.359	31.1

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Core Logic

Number of Equivalent Loads		1	4	8	13	17 (max)	
DF401	From: C To: Q	t_{PLH} t_{PHL}	0.454 0.415	0.595 0.575	0.771 0.757	0.982 0.965	1.147 1.124
	From: C To: QN	t_{PLH} t_{PHL}	0.522 0.583	0.652 0.732	0.823 0.899	1.035 1.091	1.203 1.244
	From: SN To: Q	t_{PLH}	0.533	0.680	0.858	1.070	1.234
	From: SN To: QN	t_{PHL}	0.229	0.369	0.542	0.750	0.911
	Number of Equivalent Loads		1	8	16	23	31 (max)
DF402	From: C To: Q	t_{PLH} t_{PHL}	0.455 0.428	0.610 0.629	0.776 0.804	0.917 0.952	1.083 1.123
	From: C To: QN	t_{PLH} t_{PHL}	0.596 0.650	0.729 0.808	0.881 0.963	1.011 1.090	1.157 1.231
	From: SN To: Q	t_{PLH}	0.603	0.768	0.936	1.075	1.240
	From: S To: QN	t_{PHL}	0.234	0.408	0.577	0.714	0.863
	Number of Equivalent Loads		1	15	30	44	59 (max)
DF404	From: C To: Q	t_{PLH} t_{PHL}	0.458 0.399	0.629 0.613	0.781 0.784	0.912 0.928	1.049 1.067
	From: C To: QN	t_{PLH} t_{PHL}	0.558 0.636	0.698 0.789	0.845 0.942	0.982 1.074	1.129 1.213
	From: SN To: Q	t_{PLH}	0.527	0.701	0.858	0.998	1.147
	From: SN To: QN	t_{PHL}	0.197	0.363	0.509	0.645	0.792
	Number of Equivalent Loads		1	22	44	65	87 (max)
DF406	From: C To: Q	t_{PLH} t_{PHL}	0.503 0.455	0.675 0.680	0.821 0.851	0.948 0.995	1.074 1.136
	From: C To: QN	t_{PLH} t_{PHL}	0.651 0.704	0.785 0.875	0.923 1.022	1.053 1.145	1.187 1.269
	From: SN To: Q	t_{PLH}	0.635	0.800	0.950	1.085	1.221
	From: SN To: QN	t_{PHL}	0.231	0.409	0.553	0.682	0.813

AMI350LXSC 0.35 micron CMOS Standard Cell


Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Cell			
			DF401	DF402	DF404	DF406
Min C Width	High	t_w	0.458	0.519	0.543	0.610
Min C Width	Low	t_w	0.584	0.582	0.663	0.671
Min SN Width	Low	t_w	0.410	0.502	0.458	0.553
Min D Setup		t_{su}	0.483	0.481	0.525	0.529
Min D Hold		t_h	0.127	0.127	0.141	0.142
Min SD Setup		t_{su}	0.483	0.481	0.525	0.529
Min SD Hold		t_h	0.127	0.127	0.141	0.142
Min SE Setup		t_{su}	0.583	0.581	0.626	0.630
Min SE Hold		t_h	0.127	0.127	0.141	0.142
Min SN Setup		t_{su}	0.127	0.127	0.160	0.160
Min SN Hold		t_h	0.414	0.414	0.454	0.459

Logic Schematic



AMI350LXSC 0.35 micron CMOS Standard Cell

Description

DF41x is a family of static, master-slave, multiplexed scan D flip-flops. RESET is asynchronous and active low. Outputs are buffered and change state on the rising edge of the clock.

Logic Symbol	Truth Table						
	C	D	RN	SD	SE	Q	QN
	↑	H	H	X	L	H	L
	↑	L	H	X	L	L	H
	↑	X	H	H	H	H	L
	↑	X	H	L	H	L	H
	X	X	L	X	X	L	H
	L	X	H	X	X	NC	NC

NC = No Change

HDL Syntax

Verilog DF41x *inst_name* (Q, QN, C, D, RN, SD, SE);

VHDL..... *inst_name*: DF41x port map (Q, QN, C, D, RN, SD, SE);

Pin Loading

Pin Name	Equivalent Loads			
	DF411	DF412	DF414	DF416
C	1.0	1.0	1.0	1.0
D	1.0	1.0	1.0	1.0
RN	1.0	1.0	1.0	1.0
SD	1.0	1.0	1.0	1.0
SE	2.2	2.2	2.2	2.2

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
DF411	6.8	4.901	17.2
DF412	6.8	5.701	20.0
DF414	8.5	8.343	29.7
DF416	9.2	9.943	35.2

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	4	8	13	17 (max)
DF411	From: C To: Q	t_{PLH} t_{PHL}	0.448 0.424	0.587 0.584	0.765 0.767	0.980 0.975	1.158 1.132
	From: C To: QN	t_{PLH} t_{PHL}	0.501 0.639	0.619 0.804	0.786 0.978	1.004 1.168	1.183 1.331
	From: RN To: Q	t_{PHL}	0.766	0.962	1.162	1.375	1.555
	From: RN To: QN	t_{PLH}	0.299	0.435	0.610	0.822	0.994
	Number of Equivalent Loads		1	8	16	23	31 (max)
DF412	From: C To: Q	t_{PLH} t_{PHL}	0.448 0.426	0.601 0.628	0.766 0.811	0.908 0.955	1.068 1.112
	From: C To: QN	t_{PLH} t_{PHL}	0.558 0.708	0.687 0.894	0.843 1.057	0.987 1.190	1.159 1.346
	From: RN To: Q	t_{PHL}	0.870	1.117	1.308	1.448	1.591
	From: RN To: QN	t_{PLH}	0.302	0.448	0.610	0.751	0.912
	Number of Equivalent Loads		1	15	30	44	59 (max)
DF414	From: C To: Q	t_{PLH} t_{PHL}	0.497 0.410	0.629 0.649	0.781 0.827	0.922 0.969	1.057 1.108
	From: C To: QN	t_{PLH} t_{PHL}	0.537 0.685	0.657 0.890	0.801 1.053	0.943 1.182	1.095 1.306
	From: RN To: Q	t_{PHL}	0.813	1.033	1.215	1.372	1.534
	From: RN To: QN	t_{PLH}	0.324	0.457	0.615	0.764	0.924
	Number of Equivalent Loads		1	22	44	65	87 (max)
DF416	From: C To: Q	t_{PLH} t_{PHL}	0.498 0.489	0.669 0.660	0.803 0.841	0.933 0.986	1.078 1.124
	From: C To: QN	t_{PLH} t_{PHL}	0.637 0.804	0.749 0.977	0.893 1.133	1.018 1.269	1.153 1.414
	From: RN To: Q	t_{PHL}	0.900	1.175	1.370	1.518	1.657
	From: RN To: QN	t_{PLH}	0.330	0.466	0.610	0.743	0.882
	Number of Equivalent Loads		1	22	44	65	87 (max)

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


AMI350LXSC 0.35 micron CMOS Standard Cell

Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Cell			
			DF411	DF412	DF414	DF416
Min C Width	High	t_w	0.487	0.559	0.588	0.661
Min C Width	Low	t_w	0.562	0.558	0.643	0.641
Min RN Width	Low	t_w	0.474	0.476	0.536	0.537
Min D Setup		t_{su}	0.464	0.471	0.501	0.501
Min D Hold		t_h	0.127	0.127	0.142	0.142
Min SD Setup		t_{su}	0.464	0.471	0.501	0.501
Min SD Hold		t_h	0.127	0.127	0.142	0.142
Min SE Setup		t_{su}	0.564	0.571	0.601	0.601
Min SE Hold		t_h	0.127	0.127	0.142	0.142
Min RN Setup		t_{su}	0.247	0.248	0.312	0.313
Min RN Hold		t_h	0.296	0.296	0.321	0.321

Logic Schematic



AMI350LXSC 0.35 micron CMOS Standard Cell

Description

DF42x is a family of static, master-slave, multiplexed scan D flip-flops. SET and RESET are asynchronous and active low. Outputs are buffered and change state on the rising edge of the clock.

Logic Symbol		Truth Table								
		C	D	RN	SD	SE	SN	Q	QN	
	DF42x	↑	H	H	X	L	H	H	L	
		↑	L	H	X	L	H	L	H	
		↑	X	H	H	H	H	H	L	
		↑	X	H	L	H	H	L	H	
		X	X	L	X	X	H	L	H	
		X	X	H	X	X	L	H	L	
		X	X	L	X	X	L	IL	IL	
		L	X	H	X	X	H	NC	NC	

NC = No Change IL = Illegal Condition

Core
Logic

HDL Syntax

Verilog DF421x *inst_name* (Q, QN, C, D, RN, SD, SE, SN);
 VHDL *inst_name*: DF421x port map (Q, QN, C, D, RN, SD, SE, SN);

Pin Loading

Pin Name	Equivalent Loads			
	DF421	DF422	DF424	DF426
C	1.0	1.0	1.0	1.0
D	1.0	1.0	1.0	1.0
RN	1.0	1.0	1.1	1.0
SD	1.0	1.0	1.0	1.0
SE	2.2	2.2	2.2	2.2
SN	2.2	2.1	2.1	2.4

AMI350LXSC 0.35 micron CMOS Standard Cell
Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
DF421	7.5	8.274	18.5
DF422	7.5	6.358	21.5
DF424	8.8	8.759	28.6
DF426	9.8	10.360	34.1

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	4	8	13	17 (max)
	From: C To: Q	t_{PLH} t_{PHL}	0.463 0.417	0.604 0.584	0.780 0.767	0.992 0.969	1.157 1.124
DF421	From: C To: QN	t_{PLH} t_{PHL}	0.545 0.697	0.682 0.843	0.854 1.025	1.061 1.242	1.228 1.415
	From: RN To: Q	t_{PHL}	0.789	0.973	1.177	1.406	1.581
	From: RN To: QN	t_{PLH}	0.336	0.473	0.650	0.871	1.052
	From: SN To: Q	t_{PLH}	0.538	0.683	0.863	1.079	1.246
	From: SN To: QN	t_{PHL}	0.232	0.374	0.549	0.754	0.917
	Number of Equivalent Loads		1	8	16	23	31 (max)
DF422	From: C To: Q	t_{PLH} t_{PHL}	0.461 0.430	0.609 0.640	0.778 0.819	0.925 0.957	1.092 1.112
	From: C To: QN	t_{PLH} t_{PHL}	0.621 0.784	0.758 0.975	0.909 1.146	1.039 1.279	1.188 1.422
	From: RN To: Q	t_{PHL}	0.901	1.132	1.329	1.481	1.650
	From: RN To: QN	t_{PLH}	0.340	0.494	0.661	0.803	0.967
	From: SN To: Q	t_{PLH}	0.615	0.777	0.946	1.082	1.229
	From: SN To: QN	t_{PHL}	0.235	0.404	0.573	0.709	0.862

AMI350LXSC 0.35 micron CMOS Standard Cell
Core Logic

Number of Equivalent Loads		1	15	30	44	59 (max)	
DF424	From: C To: Q	t_{PLH} t_{PHL}	0.826 0.677	0.935 0.865	1.081 1.020	1.215 1.152	1.367 1.285
	From: C To: QN	t_{PLH} t_{PHL}	0.515 0.597	0.658 0.775	0.813 0.923	0.955 1.055	1.106 1.198
	From: RN To: Q	t_{PHL}	0.470	0.646	0.790	0.928	1.075
	From: RN To: QN	t_{PLH}	0.904	1.054	1.200	1.330	1.469
	From: SN To: Q	t_{PLH}	0.311	0.455	0.603	0.742	0.891
	From: SN To: QN	t_{PHL}	0.688	0.853	1.001	1.137	1.296
Number of Equivalent Loads		1	22	44	65	87 (max)	
DF426	From: C To: Q	t_{PLH} t_{PHL}	0.835 0.723	0.994 0.919	1.128 1.073	1.261 1.198	1.408 1.319
	From: C To: QN	t_{PLH} t_{PHL}	0.543 0.628	0.688 0.818	0.826 0.975	0.956 1.116	1.092 1.259
	From: RN To: Q	t_{PHL}	0.521	0.728	0.872	0.998	1.127
	From: RN To: QN	t_{PLH}	0.963	1.128	1.264	1.381	1.503
	From: SN To: Q	t_{PLH}	0.359	0.498	0.638	0.771	0.915
	From: SN To: QN	t_{PHL}	0.726	0.929	1.080	1.208	1.358

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


AMI350LXSC 0.35 micron CMOS Standard Cell

Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Cell			
			DF421	DF422	DF424	DF426
Min C Width	High	t_w	0.530	0.609	0.538	0.547
Min C Width	Low	t_w	0.600	0.608	0.608	0.597
Min RN Width	Low	t_w	0.489	0.494	0.497	0.486
Min SN Width	Low	t_w	0.417	0.507	0.426	0.423
Min D Setup		t_{su}	0.495	0.500	0.499	0.488
Min D Hold		t_h	0.129	0.129	0.129	0.131
Min SD Setup		t_{su}	0.495	0.500	0.499	0.488
Min SD Hold		t_h	0.129	0.129	0.129	0.131
Min SE Setup		t_{su}	0.594	0.600	0.599	0.588
Min SE Hold		t_h	0.129	0.129	0.129	0.131
Min RN Setup		t_{su}	0.283	0.288	0.290	0.285
Min RN Hold		t_h	0.299	0.301	0.301	0.296
Min SN Setup		t_{su}	0.153	0.156	0.156	0.153
Min SN Hold		t_h	0.420	0.423	0.422	0.422

Logic Schematic



AMI350LXSC 0.35 micron CMOS Standard Cell

Description

DF4Fx is a family of static, master-slave, multiplexed scan D flip-flops without SET or RESET. Outputs are buffered and change state on the rising edge of the clock.

Logic Symbol		Truth Table					
		C	D	SD	SE	Q	QN
		↑	H	X	L	H	L
		↑	L	X	L	L	H
		↑	X	H	H	H	L
		↑	X	L	H	L	H
		L	X	X	X	NC	NC

NC = No Change

Core Logic

HDL Syntax

Verilog DF4Fx *inst_name* (Q, QN, C, D, SD, SE);
VHDL..... *inst_name*: DF4Fx port map (Q, QN, C, D, SD, SE);

Pin Loading

Pin Name	Equivalent Loads			
	DF4F1	DF4F2	DF4F4	DF4F6
C	1.0	1.0	1.0	1.0
D	1.0	1.0	1.0	1.0
SD	1.0	1.0	1.0	1.0
SE	2.2	2.2	2.2	2.2

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
DF4F1	5.8	4.468	13.8
DF4F2	5.8	5.269	16.5
DF4F4	6.8	7.669	23.3
DF4F6	7.5	9.670	30.1

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Core Logic


	Number of Equivalent Loads		1	4	8	13	17 (max)
DF4F1	From: C	t_{PLH}	0.442	0.584	0.760	0.970	1.139
	To: Q	t_{PHL}	0.411	0.574	0.756	0.961	1.114
DF4F2	From: C	t_{PLH}	0.481	0.609	0.778	0.988	1.158
	To: QN	t_{PHL}	0.547	0.682	0.848	1.046	1.210
	Number of Equivalent Loads		1	8	16	23	31 (max)
DF4F2	From: C	t_{PLH}	0.449	0.612	0.775	0.912	1.066
	To: Q	t_{PHL}	0.423	0.625	0.805	0.948	1.105
DF4F4	From: C	t_{PLH}	0.547	0.692	0.845	0.973	1.156
	To: QN	t_{PHL}	0.612	0.762	0.915	1.042	1.184
	Number of Equivalent Loads		1	15	30	44	59 (max)
DF4F4	From: C	t_{PLH}	0.655	0.793	0.937	1.070	1.214
	To: Q	t_{PHL}	0.599	0.782	0.953	1.079	1.196
DF4F6	From: C	t_{PLH}	0.456	0.598	0.745	0.878	1.023
	To: QN	t_{PHL}	0.512	0.681	0.840	0.964	1.098
	Number of Equivalent Loads		1	22	44	65	87 (max)
DF4F6	From: C	t_{PLH}	0.654	0.798	0.932	1.054	1.186
	To: Q	t_{PHL}	0.610	0.758	0.901	1.028	1.156
DF4F6	From: C	t_{PLH}	0.478	0.615	0.751	0.884	1.029
	To: QN	t_{PHL}	0.543	0.733	0.870	0.995	1.132

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell
Timing Constraints

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


From	To	Parameter	Cell			
			DF4F1	DF4F2	DF4F4	DF4F6
Min C Width	High	t_w	0.433	0.492	0.446	0.468
Min C Width	Low	t_w	0.544	0.544	0.553	0.549
Min D Setup		t_{su}	0.450	0.457	0.455	0.462
Min D Hold		t_h	0.124	0.127	0.125	0.126
Min SD Setup		t_{su}	0.450	0.457	0.455	0.462
Min SD Hold		t_h	0.124	0.127	0.125	0.126
Min SE Setup		t_{su}	0.551	0.559	0.554	0.562
Min SE Hold		t_h	0.124	0.127	0.125	0.126

Logic Schematic


AMI350LXSC 0.35 micron CMOS Standard Cell

Description

DL00x is a family of transparent, unbuffered D latch with active low gate transparency and without SET or RESET.

Logic Symbol	Truth Table												
	<table border="1"><thead><tr><th>GN</th><th>D</th><th>Q</th></tr></thead><tbody><tr><td>L</td><td>L</td><td>L</td></tr><tr><td>L</td><td>H</td><td>H</td></tr><tr><td>H</td><td>X</td><td>NC</td></tr></tbody></table> <p>NC = No Change</p>	GN	D	Q	L	L	L	L	H	H	H	X	NC
GN	D	Q											
L	L	L											
L	H	H											
H	X	NC											

Core Logic

HDL Syntax

Verilog DL00x *inst_name* (Q, D, GN);

VHDL..... *inst_name*: DL00x port map (Q, D, GN);

Pin Loading

Pin Name	Equivalent Loads	
	DL001	DL002
D	1.0	1.0
GN	1.0	1.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
DL001	2.2	1.826	3.4
DL002	2.2	2.226	4.7

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	4	8	13	17 (max)
DL001	From: D	t_{PLH}	0.252	0.391	0.567	0.778	0.944
	To: Q	t_{PHL}	0.288	0.433	0.607	0.810	0.966
DL002	From: GN	t_{PLH}	0.309	0.439	0.611	0.824	0.994
	To: Q	t_{PHL}	0.409	0.556	0.728	0.926	1.076


	Number of Equivalent Loads		1	8	16	23	31 (max)
DL002	From: D	t_{PLH}	0.247	0.396	0.562	0.706	0.869
	To: Q	t_{PHL}	0.298	0.486	0.658	0.795	0.942
DL001	From: GN	t_{PLH}	0.303	0.454	0.618	0.759	0.917
	To: Q	t_{PHL}	0.408	0.597	0.770	0.908	1.055

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Timing Constraints

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


From	To	Parameter	Cell	
			DL001	DL002
Min GN Width	Low	t_w	0.409	0.409
Min D Setup		t_{su}	0.300	0.298
Min D Hold		t_h	0.102	0.102

Logic Schematic


AMI350LXSC 0.35 micron CMOS Standard Cell

Description

DL011 is a transparent, unbuffered D latch with active low gate transparency. RESET is active low.

Logic Symbol	Truth Table	Pin Loading																					
		D	Equivalent Load																				
	<table border="1"> <thead> <tr> <th>RN</th> <th>D</th> <th>GN</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>H</td> <td>NC</td> </tr> <tr> <td>L</td> <td>X</td> <td>X</td> <td>L</td> </tr> </tbody> </table> <p>NC = No Change</p>	RN	D	GN	Q	H	L	L	L	H	H	L	H	H	X	H	NC	L	X	X	L		
RN	D	GN	Q																				
H	L	L	L																				
H	H	L	H																				
H	X	H	NC																				
L	X	X	L																				
		D	1.0																				
		GN	1.0																				
		RN	1.0																				

Equivalent Gates 3.0

HDL Syntax

Verilog DL011 *inst_name* (Q, D, GN, RN);
VHDL..... *inst_name*: DL011 port map (Q, D, GN, RN);

Size And Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ C$)	2.242	nA
EQL_{pd}	5.1	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ C$, $V_{DD} = 3.3V$, Typical Process


From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	2	5	8	10 (max)
D		Q	t_{PLH}	0.313	0.390	0.621	0.852	1.007
			t_{PHL}	0.309	0.365	0.507	0.632	0.709
GN		Q	t_{PLH}	0.364	0.439	0.669	0.906	1.066
			t_{PHL}	0.415	0.466	0.608	0.745	0.835
RN		Q	t_{PLH}	0.261	0.337	0.565	0.794	0.947
			t_{PHL}	0.198	0.245	0.377	0.503	0.585

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell
Timing Constraints

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


From	To	Delay (ns)	Parameter	Value
Min GN Width	Low	t_w		0.420
Min RN Width	Low	t_w		0.609
Min D Setup		t_{su}		0.315
Min D Hold		t_h		0.103
Min RN Setup		t_{su}		0.259
Min RN Hold		t_h		0.147

Logic Schematic


AMI350LXSC 0.35 micron CMOS Standard Cell

Description

DL021 is a transparent, unbuffered D latch with active low gate transparency. SET is active low.

Logic Symbol	Truth Table	Pin Loading																					
			Equivalent Load																				
	<table border="1"> <thead> <tr> <th>SN</th> <th>GN</th> <th>D</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>X</td> <td>X</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>X</td> <td>NC</td> </tr> <tr> <td>H</td> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> <td>H</td> </tr> </tbody> </table> <p>NC = No Change</p>	SN	GN	D	Q	L	X	X	H	H	H	X	NC	H	L	L	L	H	L	H	H	D	1.0
SN	GN	D	Q																				
L	X	X	H																				
H	H	X	NC																				
H	L	L	L																				
H	L	H	H																				
		GN	1.0																				
		SN	1.0																				

Equivalent Gates 2.7

HDL Syntax

Verilog DL021 *inst_name* (Q, D, GN, SN);
VHDL..... *inst_name*: DL021 port map (Q, D, GN, SN);

Size And Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ C$)	2.114	nA
EQL_{pd}	3.6	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ C$, $V_{DD} = 3.3V$, Typical Process


From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	2	5	8	10 (max)
D		Q	t_{PLH}	0.275	0.326	0.480	0.635	0.739
			t_{PHL}	0.322	0.388	0.563	0.726	0.834
GN		Q	t_{PLH}	0.326	0.379	0.535	0.687	0.787
			t_{PHL}	0.437	0.504	0.683	0.844	0.947
SN		Q	t_{PLH}	0.142	0.197	0.344	0.492	0.598
			t_{PHL}	0.169	0.229	0.394	0.554	0.661

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell
Timing Constraints

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Value
Min GN Width	Low	t_w	0.436
Min SN Width	Low	t_w	0.679
Min D Setup		t_{su}	0.320
Min D Hold		t_h	0.099
Min SN Setup		t_{su}	0.169
Min SN Hold		t_h	0.344

Logic Schematic


DL031



AMI350LXSC 0.35 micron CMOS Standard Cell

Description

DL031 is a transparent, unbuffered D latch with active low gate transparency. RESET and SET are active low.

Logic Symbol	Truth Table	Pin Loading																																								
		SN	RN	D	GN	Q	Equivalent Load																																			
	<table border="1"><thead><tr><th>SN</th><th>RN</th><th>D</th><th>GN</th><th>Q</th></tr></thead><tbody><tr><td>L</td><td>L</td><td>X</td><td>X</td><td>IL</td></tr><tr><td>L</td><td>H</td><td>X</td><td>X</td><td>H</td></tr><tr><td>H</td><td>L</td><td>X</td><td>X</td><td>L</td></tr><tr><td>H</td><td>H</td><td>X</td><td>H</td><td>NC</td></tr><tr><td>H</td><td>H</td><td>L</td><td>L</td><td>L</td></tr><tr><td>H</td><td>H</td><td>H</td><td>L</td><td>H</td></tr></tbody></table>	SN	RN	D	GN	Q	L	L	X	X	IL	L	H	X	X	H	H	L	X	X	L	H	H	X	H	NC	H	H	L	L	L	H	H	H	L	H						D 1.0
SN	RN	D	GN	Q																																						
L	L	X	X	IL																																						
L	H	X	X	H																																						
H	L	X	X	L																																						
H	H	X	H	NC																																						
H	H	L	L	L																																						
H	H	H	L	H																																						
							GN 1.0																																			
							SN 1.0																																			
							RN 1.1																																			

NC = No Change IL = Illegal

Equivalent Gates 3.2

HDL Syntax

Verilog DL031 *inst_name* (Q, D, GN, RN, SN);
VHDL *inst_name*: DL031 port map (Q, D, GN, RN, SN);

Size And Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ C$)	2.587	nA
EQL_{pd}	5.0	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ C$, $V_{DD} = 3.3V$, Typical Process


From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	2	5	8	10 (max)
D		Q	t_{PLH}	0.337	0.395	0.558	0.714	0.815
			t_{PHL}	0.402	0.473	0.666	0.841	0.951
GN		Q	t_{PLH}	0.390	0.443	0.603	0.762	0.869
			t_{PHL}	0.544	0.609	0.791	0.963	1.075
SN		Q	t_{PLH}	0.143	0.197	0.353	0.502	0.599
			t_{PHL}	0.178	0.238	0.401	0.561	0.669
RN		Q	t_{PLH}	0.358	0.417	0.578	0.728	0.824
			t_{PHL}	0.334	0.398	0.578	0.747	0.857

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell
Timing Constraints

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


From	To	Parameter	Value
Min GN Width	Low	t_w	0.539
Min RN Width	Low	t_w	0.115
Min SN Width	Low	t_w	0.658
Min D Setup		t_{su}	0.412
Min D Hold		t_h	0.103
Min SN Setup		t_{su}	0.174
Min SN Hold		t_h	0.304
Min RN Setup		t_{su}	0.348
Min RN Hold		t_h	0.149

Logic Schematic


AMI350LXSC 0.35 micron CMOS Standard Cell

Description

DL63x is a family of transparent, buffered D latches with active low gate transparency and without SET or RESET.

Logic Symbol	Truth Table																
 The logic symbol shows a rectangular box labeled "DL63x". Inside the box, there is a vertical line. On the left side, there is a "D" input at the top, followed by a circle with a diagonal line (representing an inverter) and a "G" input below it. On the right side, there is a "Q" output at the top, followed by a circle with a diagonal line and a "Q-bar" output below it.	<table border="1"><thead><tr><th>D</th><th>GN</th><th>Q</th><th>QN</th></tr></thead><tbody><tr><td>L</td><td>L</td><td>L</td><td>H</td></tr><tr><td>H</td><td>L</td><td>H</td><td>L</td></tr><tr><td>X</td><td>H</td><td>NC</td><td>NC</td></tr></tbody></table> <p>NC = No Change</p>	D	GN	Q	QN	L	L	L	H	H	L	H	L	X	H	NC	NC
D	GN	Q	QN														
L	L	L	H														
H	L	H	L														
X	H	NC	NC														

Core Logic

HDL Syntax

Verilog DL63x *inst_name* (Q, QN, D, GN);

VHDL *inst_name*: DL63x port map (Q, QN, D, GN);

Pin Loading

Pin Name	Equivalent Loads			
	DL631	DL632	DL634	DL636
D	1.0	1.0	1.0	1.0
GN	1.0	1.0	1.0	1.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
DL631	3.8	3.027	7.8
DL632	3.8	3.827	10.1
DL634	4.2	5.827	15.7
DL636	5.0	7.828	22.5

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	4	8	13	17 (max)
DL631	From: D	t_{PLH}	0.417	0.537	0.708	0.930	1.112
	To: Q	t_{PHL}	0.441	0.575	0.739	0.935	1.086
	From: D	t_{PLH}	0.366	0.500	0.673	0.885	1.051
	To: QN	t_{PHL}	0.372	0.511	0.681	0.884	1.041
DL632	From: GN	t_{PLH}	0.471	0.594	0.763	0.977	1.151
	To: Q	t_{PHL}	0.560	0.694	0.859	1.054	1.206
	From: GN	t_{PLH}	0.489	0.608	0.777	0.998	1.179
	To: QN	t_{PHL}	0.425	0.562	0.732	0.935	1.094
DL632	Number of Equivalent Loads		1	8	16	23	31 (max)
	From: D	t_{PLH}	0.439	0.583	0.740	0.875	1.028
	To: Q	t_{PHL}	0.464	0.614	0.772	0.905	1.054
	From: D	t_{PLH}	0.345	0.489	0.655	0.801	0.968
	To: QN	t_{PHL}	0.356	0.521	0.691	0.834	0.992
DL634	From: GN	t_{PLH}	0.497	0.639	0.795	0.929	1.080
	To: Q	t_{PHL}	0.594	0.735	0.887	1.016	1.161
	From: GN	t_{PLH}	0.470	0.611	0.770	0.909	1.066
	To: QN	t_{PHL}	0.411	0.588	0.754	0.887	1.030
	Number of Equivalent Loads		1	15	30	44	59 (max)
DL634	From: D	t_{PLH}	0.488	0.622	0.767	0.904	1.051
	To: Q	t_{PHL}	0.544	0.711	0.855	0.988	1.128
	From: D	t_{PLH}	0.369	0.511	0.658	0.794	0.939
	To: QN	t_{PHL}	0.355	0.515	0.662	0.798	0.943
DL634	From: GN	t_{PLH}	0.524	0.664	0.810	0.945	1.089
	To: Q	t_{PHL}	0.664	0.814	0.963	1.098	1.240
	From: GN	t_{PLH}	0.494	0.613	0.760	0.912	1.056
DL634	To: QN	t_{PHL}	0.391	0.567	0.719	0.851	0.987

AMI350LXSC 0.35 micron CMOS Standard Cell

	Number of Equivalent Loads		1	22	44	65	87 (max)
DL636	From: D	t_{PLH}	0.483	0.605	0.747	0.883	1.023
	To: Q	t_{PHL}	0.541	0.688	0.837	0.966	1.088
	From: D	t_{PLH}	0.416	0.559	0.681	0.807	0.954
	To: QN	t_{PHL}	0.414	0.570	0.696	0.828	0.976
	From: GN	t_{PLH}	0.547	0.668	0.808	0.946	1.096
	To: Q	t_{PHL}	0.633	0.801	0.940	1.070	1.208
	From: GN	t_{PLH}	0.514	0.657	0.797	0.929	1.063
	To: QN	t_{PHL}	0.421	0.600	0.755	0.885	1.014


Delay will vary with input conditions. See page 2-Reference for interconnect estimates.

Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Cell			
			DL631	DL632	DL634	DL636
Min GN Width	Low	t_w	0.399	0.413	0.445	0.476
Min D Setup		t_{su}	0.281	0.293	0.328	0.361
Min D Hold		t_h	0.103	0.102	0.102	0.102


Logic Schematic



AMI350LXSC 0.35 micron CMOS Standard Cell

Description

DL64x is a family of transparent, buffered D latches with active low gate transparency. RESET is active low.

Logic Symbol	Truth Table																									
	<table border="1"> <thead> <tr> <th>RN</th> <th>D</th> <th>GN</th> <th>Q</th> <th>QN</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>L</td> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> <td>H</td> <td>L</td> </tr> <tr> <td>H</td> <td>X</td> <td>H</td> <td>NC</td> <td>NC</td> </tr> <tr> <td>L</td> <td>X</td> <td>X</td> <td>L</td> <td>H</td> </tr> </tbody> </table> <p>NC = No Change</p>	RN	D	GN	Q	QN	H	L	L	L	H	H	H	L	H	L	H	X	H	NC	NC	L	X	X	L	H
RN	D	GN	Q	QN																						
H	L	L	L	H																						
H	H	L	H	L																						
H	X	H	NC	NC																						
L	X	X	L	H																						

HDL Syntax

Verilog DL64x *inst_name* (Q, QN, D, GN);

VHDL..... *inst_name*: DL64x port map (Q, QN, D, GN);

Pin Loading

Pin Name	Equivalent Loads			
	DL641	DL642	DL644	DL646
D	1.0	1.0	1.0	1.0
GN	1.0	1.0	1.0	1.0
RN	1.0	1.0	1.0	1.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL _{pd} (Eq-load)
DL641	3.8	3.099	7.8
DL642	3.8	3.899	10.4
DL644	5.2	7.044	20.4
DL646	6.0	8.645	26.0

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell

Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Core Logic

	Number of Equivalent Loads		1	4	8	13	17 (max)
DL641	From: D	t_{PLH}	0.317	0.478	0.666	0.882	1.047
	To: Q	t_{PHL}	0.401	0.585	0.778	0.986	1.137
	From: D	t_{PLH}	0.501	0.621	0.789	1.005	1.181
	To: QN	t_{PHL}	0.454	0.585	0.754	0.964	1.130
	From: GN	t_{PLH}	0.384	0.533	0.716	0.934	1.103
	To: Q	t_{PHL}	0.523	0.697	0.891	1.108	1.269
DL642	From: GN	t_{PLH}	0.630	0.747	0.912	1.126	1.302
	To: QN	t_{PHL}	0.512	0.651	0.819	1.017	1.170
	From: RN	t_{PLH}	0.344	0.500	0.685	0.898	1.061
	To: Q	t_{PHL}	0.301	0.460	0.634	0.840	1.009
	From: RN	t_{PLH}	0.389	0.520	0.692	0.905	1.074
	To: QN	t_{PHL}	0.477	0.613	0.781	0.982	1.138
	Number of Equivalent Loads		1	8	16	23	31 (max)
DL642	From: D	t_{PLH}	0.333	0.507	0.682	0.828	0.988
	To: Q	t_{PHL}	0.417	0.639	0.834	0.986	1.147
	From: D	t_{PLH}	0.565	0.702	0.856	0.990	1.144
	To: QN	t_{PHL}	0.508	0.669	0.834	0.971	1.122
	From: GN	t_{PLH}	0.391	0.558	0.731	0.875	1.036
	To: Q	t_{PHL}	0.547	0.767	0.956	1.102	1.256
	From: GN	t_{PLH}	0.704	0.834	0.988	1.126	1.285
DL642	To: QN	t_{PHL}	0.558	0.704	0.871	1.018	1.186
	From: RN	t_{PLH}	0.345	0.532	0.703	0.841	0.991
	To: Q	t_{PHL}	0.277	0.463	0.642	0.787	0.945
	From: RN	t_{PLH}	0.430	0.564	0.720	0.858	1.016
	To: QN	t_{PHL}	0.524	0.678	0.841	0.978	1.131

AMI350LXSC 0.35 micron CMOS Standard Cell
Core Logic

Number of Equivalent Loads		1	15	30	44	59 (max)	
DL644	From: D To: Q	t_{PLH} t_{PHL}	0.516 0.449	0.674 0.633	0.821 0.781	0.953 0.905	1.090 1.028
	From: D To: QN	t_{PLH} t_{PHL}	0.529 0.616	0.639 0.771	0.784 0.920	0.933 1.053	1.101 1.190
	From: GN To: Q	t_{PLH} t_{PHL}	0.578 0.555	0.706 0.722	0.858 0.881	1.006 1.019	1.170 1.162
	From: GN To: QN	t_{PLH} t_{PHL}	0.641 0.675	0.769 0.802	0.913 0.949	1.051 1.090	1.201 1.246
	From: RN To: Q	t_{PLH} t_{PHL}	0.446 0.358	0.598 0.529	0.750 0.671	0.888 0.805	1.032 0.951
	From: RN To: QN	t_{PLH} t_{PHL}	0.413 0.567	0.552 0.706	0.705 0.851	0.848 0.989	1.000 1.138
Number of Equivalent Loads		1	15	30	44	59 (max)	
DL646	From: D To: Q	t_{PLH} t_{PHL}	0.537 0.481	0.638 0.614	0.738 0.715	0.822 0.797	0.907 0.877
	From: D To: QN	t_{PLH} t_{PHL}	0.586 0.652	0.661 0.773	0.752 0.883	0.846 0.967	0.954 1.043
	From: GN To: Q	t_{PLH} t_{PHL}	0.598 0.599	0.682 0.736	0.779 0.841	0.873 0.925	0.976 1.006
	From: GN To: QN	t_{PLH} t_{PHL}	0.698 0.721	0.777 0.853	0.871 0.943	0.965 1.016	1.072 1.089
	From: RN To: Q	t_{PLH} t_{PHL}	0.489 0.376	0.586 0.509	0.682 0.608	0.766 0.697	0.854 0.792
	From: RN To: QN	t_{PLH} t_{PHL}	0.491 0.627	0.581 0.711	0.674 0.810	0.760 0.907	0.852 1.015

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


AMI350LXSC 0.35 micron CMOS Standard Cell

Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Cell			
			DL641	DL642	DL644	DL646
Min GN Width	Low	t_w	0.398	0.485	0.407	0.408
Min RN Width	Low	t_w	0.295	0.350	0.427	0.430
Min D Setup		t_{su}	0.398	0.485	0.299	0.300
Min D Hold		t_h	0.106	0.106	0.104	0.104
Min RN Setup		t_{su}	0.237	0.271	0.241	0.243
Min RN Hold		t_h	0.152	0.151	0.248	0.248


Logic Schematic



AMI350LXSC 0.35 micron CMOS Standard Cell

Description

DL65x is a family of transparent, buffered D latches with active low gate transparency. SET is active low.

Logic Symbol	Truth Table																									
	<table border="1"> <thead> <tr> <th>SN</th> <th>GN</th> <th>D</th> <th>Q</th> <th>QN</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>X</td> <td>X</td> <td>H</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>X</td> <td>NC</td> <td>NC</td> </tr> <tr> <td>H</td> <td>L</td> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> <td>H</td> <td>L</td> </tr> </tbody> </table> <p>NC = No Change</p>	SN	GN	D	Q	QN	L	X	X	H	L	H	H	X	NC	NC	H	L	L	L	H	H	L	H	H	L
SN	GN	D	Q	QN																						
L	X	X	H	L																						
H	H	X	NC	NC																						
H	L	L	L	H																						
H	L	H	H	L																						

HDL Syntax

Verilog DL65x *inst_name* (Q, QN, D, GN, SN);
VHDL..... *inst_name*: DL65x port map (Q, QN, D, GN, SN);

Pin Loading

Pin Name	Equivalent Loads			
	DL651	DL652	DL654	DL656
D	1.0	1.0	1.0	1.0
GN	1.0	1.0	1.0	1.0
SN	1.0	1.0	1.0	1.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
DL651	4.0	3.315	8.0
DL652	4.0	4.115	10.5
DL654	5.0	6.916	18.7
DL656	5.8	8.517	24.4

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Core Logic

Number of Equivalent Loads		1	4	8	13	17 (max)	
DL651	From: D To: Q	t_{PLH} t_{PHL}	0.461 0.481	0.581 0.610	0.750 0.775	0.966 0.975	1.143 1.132
	From: D To: QN	t_{PLH} t_{PHL}	0.404 0.408	0.547 0.553	0.724 0.727	0.936 0.930	1.100 1.086
	From: GN To: Q	t_{PLH} t_{PHL}	0.507 0.599	0.642 0.726	0.812 0.891	1.017 1.093	1.177 1.253
	From: GN To: QN	t_{PLH} t_{PHL}	0.521 0.459	0.655 0.598	0.830 0.771	1.044 0.979	1.213 1.140
	From: SN To: Q	t_{PLH} t_{PHL}	0.324 0.329	0.452 0.454	0.621 0.615	0.830 0.816	0.996 0.977
	From: SN To: QN	t_{PLH} t_{PHL}	0.246 0.272	0.387 0.420	0.564 0.596	0.777 0.800	0.944 0.956
DL652	Number of Equivalent Loads		1	8	16	23	31 (max)
	From: D To: Q	t_{PLH} t_{PHL}	0.486 0.515	0.623 0.663	0.778 0.825	0.915 0.964	1.071 1.121
	From: D To: QN	t_{PLH} t_{PHL}	0.398 0.401	0.548 0.581	0.716 0.751	0.861 0.887	1.025 1.034
	From: GN To: Q	t_{PLH} t_{PHL}	0.540 0.643	0.674 0.790	0.829 0.941	0.964 1.068	1.119 1.208
	From: GN To: QN	t_{PLH} t_{PHL}	0.516 0.457	0.672 0.632	0.837 0.803	0.976 0.943	1.131 1.096
	From: SN To: Q	t_{PLH} t_{PHL}	0.350 0.356	0.486 0.511	0.645 0.669	0.785 0.802	0.946 0.948
	From: SN To: QN	t_{PLH} t_{PHL}	0.243 0.266	0.398 0.444	0.564 0.616	0.706 0.755	0.867 0.907

AMI350LXSC 0.35 micron CMOS Standard Cell
Core Logic

	Number of Equivalent Loads		1	15	30	44	59 (max)
DL654	From: D To: Q	t_{PLH} t_{PHL}	0.435 0.479	0.584 0.646	0.734 0.788	0.870 0.925	1.011 1.074
	From: D To: QN	t_{PLH} t_{PHL}	0.555 0.521	0.691 0.673	0.837 0.837	0.974 0.979	1.121 1.120
	From: GN To: Q	t_{PLH} t_{PHL}	0.498 0.586	0.635 0.736	0.779 0.891	0.913 1.034	1.058 1.187
	From: GN To: QN	t_{PLH} t_{PHL}	0.659 0.581	0.796 0.729	0.945 0.880	1.084 1.019	1.234 1.165
	From: SN To: Q	t_{PLH} t_{PHL}	0.312 0.311	0.456 0.490	0.606 0.647	0.746 0.785	0.889 0.926
	From: SN To: QN	t_{PLH} t_{PHL}	0.397 0.407	0.527 0.558	0.670 0.696	0.803 0.835	0.943 0.993
	Number of Equivalent Loads		1	22	44	65	87 (max)
DL656	From: D To: Q	t_{PLH} t_{PHL}	0.470 0.451	0.603 0.661	0.740 0.825	0.873 0.957	1.014 1.086
	From: D To: QN	t_{PLH} t_{PHL}	0.582 0.600	0.722 0.752	0.873 0.890	1.014 1.015	1.159 1.141
	From: GN To: Q	t_{PLH} t_{PHL}	0.520 0.596	0.644 0.799	0.783 0.949	0.921 1.075	1.071 1.196
	From: GN To: QN	t_{PLH} t_{PHL}	0.725 0.644	0.848 0.786	0.984 0.925	1.115 1.066	1.251 1.221
	From: SN To: Q	t_{PLH} t_{PHL}	0.338 0.324	0.469 0.491	0.609 0.650	0.746 0.793	0.891 0.936
	From: SN To: QN	t_{PLH} t_{PHL}	0.464 0.454	0.591 0.612	0.723 0.754	0.848 0.885	0.976 1.020

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


AMI350LXSC 0.35 micron CMOS Standard Cell

Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Cell			
			DL651	DL652	DL654	DL656
Min GN Width	Low	t_w	0.422	0.446	0.425	0.421
Min SN Width	Low	t_w	0.375	0.406	0.371	0.370
Min D Setup		t_{su}	0.306	0.329	0.304	0.303
Min D Hold		t_h	0.099	0.099	0.100	0.100
Min SN Setup		t_{su}	0.151	0.173	0.149	0.149
Min SN Hold		t_h	0.344	0.343	0.350	0.344


Logic Schematic



AMI350LXSC 0.35 micron CMOS Standard Cell

Description

DL66x is a family of transparent, buffered D latches with active low gate transparency. RESET and SET are active low.

Logic Symbol	Truth Table																																										
	<table border="1"> <thead> <tr> <th>SN</th><th>RN</th><th>D</th><th>GN</th><th>Q</th><th>QN</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>X</td><td>X</td><td>IL</td><td>IL</td></tr> <tr> <td>L</td><td>H</td><td>X</td><td>X</td><td>H</td><td>L</td></tr> <tr> <td>H</td><td>L</td><td>X</td><td>X</td><td>L</td><td>H</td></tr> <tr> <td>H</td><td>H</td><td>X</td><td>H</td><td>NC</td><td>NC</td></tr> <tr> <td>H</td><td>H</td><td>L</td><td>L</td><td>L</td><td>H</td></tr> <tr> <td>H</td><td>H</td><td>H</td><td>L</td><td>H</td><td>L</td></tr> </tbody> </table> <p>IL = Illegal NC = No Change</p>	SN	RN	D	GN	Q	QN	L	L	X	X	IL	IL	L	H	X	X	H	L	H	L	X	X	L	H	H	H	X	H	NC	NC	H	H	L	L	L	H	H	H	H	L	H	L
SN	RN	D	GN	Q	QN																																						
L	L	X	X	IL	IL																																						
L	H	X	X	H	L																																						
H	L	X	X	L	H																																						
H	H	X	H	NC	NC																																						
H	H	L	L	L	H																																						
H	H	H	L	H	L																																						

HDL Syntax

Verilog DL66x *inst_name* (Q, QN, D, GN, RN, SN);

VHDL *inst_name*: DL66x port map (Q, QN, D, GN, RN, SN);

Pin Loading

Pin Name	Equivalent Loads			
	DL661	DL662	DL664	DL666
D	1.0	1.0	1.0	1.0
GN	1.0	1.0	1.0	1.0
SN	1.0	1.0	2.1	2.0
RN	1.1	1.0	1.0	1.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
DL661	4.2	3.787	9.8
DL662	4.2	4.588	12.3
DL664	6.5	8.117	24.5
DL666	7.2	9.718	30.1

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell

Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	4	8	13	17 (max)
DL661	From: D	t_{PLH}	0.547	0.681	0.851	1.055	1.215
	To: Q	t_{PHL}	0.593	0.728	0.893	1.089	1.241
	From: D	t_{PLH}	0.513	0.648	0.823	1.037	1.206
	To: QN	t_{PHL}	0.491	0.638	0.814	1.022	1.182
	From: GN	t_{PLH}	0.602	0.732	0.901	1.110	1.275
	To: Q	t_{PHL}	0.721	0.841	1.005	1.213	1.381
	From: GN	t_{PLH}	0.636	0.777	0.952	1.161	1.324
	To: QN	t_{PHL}	0.549	0.708	0.883	1.078	1.223
	From: SN	t_{PLH}	0.349	0.471	0.639	0.853	1.026
	To: Q	t_{PHL}	0.352	0.478	0.643	0.846	1.007
DL662	From: SN	t_{PLH}	0.265	0.411	0.589	0.801	0.964
	To: QN	t_{PHL}	0.292	0.450	0.628	0.831	0.983
	From: R	t_{PLH}	0.562	0.694	0.863	1.070	1.232
	To: Q	t_{PHL}	0.515	0.644	0.809	1.010	1.168
	From: RN	t_{PLH}	0.434	0.567	0.741	0.957	1.128
	To: QN	t_{PHL}	0.519	0.671	0.836	1.034	1.202
	Number of Equivalent Loads		1	8	16	23	31 (max)
	From: D	t_{PLH}	0.580	0.709	0.864	1.003	1.163
	To: Q	t_{PHL}	0.649	0.789	0.941	1.071	1.217
DL662	From: D	t_{PLH}	0.514	0.677	0.840	0.976	1.125
	To: QN	t_{PHL}	0.491	0.674	0.848	0.989	1.141
	From: GN	t_{PLH}	0.648	0.766	0.913	1.048	1.206
	To: Q	t_{PHL}	0.774	0.911	1.064	1.195	1.344
	From: GN	t_{PLH}	0.635	0.784	0.950	1.093	1.255
	To: QN	t_{PHL}	0.543	0.733	0.903	1.037	1.178
	From: SN	t_{PLH}	0.381	0.506	0.669	0.814	0.976
	To: Q	t_{PHL}	0.376	0.528	0.690	0.826	0.979
	From: SN	t_{PLH}	0.246	0.414	0.582	0.721	0.874
	To: QN	t_{PHL}	0.282	0.479	0.655	0.793	0.940
DL662	From: RN	t_{PLH}	0.611	0.732	0.879	1.012	1.167
	To: Q	t_{PHL}	0.560	0.701	0.853	0.982	1.128
DL662	From: RN	t_{PLH}	0.426	0.580	0.744	0.884	1.039
	To: QN	t_{PHL}	0.504	0.689	0.861	0.998	1.145

AMI350LXSC 0.35 micron CMOS Standard Cell
Core Logic

Number of Equivalent Loads		1	15	30	44	59 (max)	
DL664	From: D To: Q	t_{PLH} t_{PHL}	0.533 0.512	0.661 0.676	0.815 0.821	0.962 0.952	1.109 1.088
	From: D To: QN	t_{PLH} t_{PHL}	0.588 0.631	0.719 0.756	0.841 0.904	0.974 1.049	1.142 1.209
	From: GN To: Q	t_{PLH} t_{PHL}	0.590 0.625	0.726 0.799	0.864 0.945	0.996 1.066	1.143 1.186
	From: GN To: QN	t_{PLH} t_{PHL}	0.703 0.676	0.820 0.833	0.969 0.985	1.117 1.122	1.285 1.264
	From: SN To: Q	t_{PLH} t_{PHL}	0.256 0.332	0.410 0.480	0.554 0.620	0.678 0.761	0.825 0.921
	From: SN To: QN	t_{PLH} t_{PHL}	0.380 0.347	0.529 0.490	0.667 0.644	0.793 0.781	0.931 0.921
	From: RN To: Q	t_{PLH} t_{PHL}	0.436 0.377	0.589 0.556	0.738 0.709	0.870 0.838	1.008 0.967
	From: RN To: QN	t_{PLH} t_{PHL}	0.477 0.552	0.601 0.689	0.731 0.835	0.872 0.972	1.042 1.119
	Number of Equivalent Loads		1	22	44	65	87 (max)
DL666	From: D To: Q	t_{PLH} t_{PHL}	0.548 0.540	0.677 0.701	0.817 0.835	0.952 0.968	1.094 1.112
	From: D To: QN	t_{PLH} t_{PHL}	0.627 0.675	0.742 0.841	0.889 0.978	1.039 1.095	1.203 1.208
	From: GN To: Q	t_{PLH} t_{PHL}	0.579 0.622	0.713 0.799	0.882 0.954	1.028 1.085	1.145 1.213
	From: GN To: QN	t_{PLH} t_{PHL}	0.752 0.734	0.894 0.879	1.031 1.018	1.156 1.146	1.285 1.278
	From: SN To: Q	t_{PLH} t_{PHL}	0.273 0.324	0.413 0.501	0.556 0.638	0.689 0.769	0.823 0.904
	From: SN To: QN	t_{PLH} t_{PHL}	0.442 0.404	0.574 0.558	0.710 0.699	0.835 0.825	0.963 0.952
	From: RN To: Q	t_{PLH} t_{PHL}	0.461 0.393	0.594 0.565	0.739 0.720	0.878 0.858	1.023 0.990
	From: RN To: QN	t_{PLH} t_{PHL}	0.502 0.600	0.654 0.736	0.789 0.881	0.914 1.016	1.041 1.154

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


AMI350LXSC 0.35 micron CMOS Standard Cell

Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


From	To	Parameter	Cell			
			DL661	DL662	DL664	DL666
Min GN Width	Low	t_w	0.535	0.564	0.451	0.448
Min RN Width	Low	t_w	0.332	0.357	0.220	0.218
Min SN Width	Low	t_w	0.364	0.397	0.417	0.416
Min D Setup		t_{su}	0.407	0.436	0.335	0.335
Min D Hold		t_h	0.104	0.104	0.099	0.099
Min SN Setup		t_{su}	0.167	0.188	0.135	0.135
Min SN Hold		t_h	0.302	0.304	0.407	0.403
Min RN Setup		t_{su}	0.354	0.378	0.248	0.247
Min RN Hold		t_h	0.149	0.149	0.311	0.310

Logic Schematic



AMI350LXSC 0.35 micron CMOS Standard Cell
Description

EN2x is a family of 2-input gates which perform the logical exclusive NOR (XNOR) function.

Logic Symbol	Truth Table															
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td>L</td> <td>H</td> <td>L</td> </tr> <tr> <td>H</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	B	Q	L	L	H	L	H	L	H	L	L	H	H	H
A	B	Q														
L	L	H														
L	H	L														
H	L	L														
H	H	H														

HDL Syntax

Verilog EN2x *inst_name* (Q, A, B);

VHDL..... *inst_name*: EN2x port map (Q, A, B);

Pin Loading

Pin Name	Equivalent Loads				
	EN21	EN22	EN23	EN24	EN26
A	2.0	4.2	3.9	3.9	3.9
B	2.1	4.2	4.0	3.9	3.9

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
EN21	1.7	1.434	3.1
EN22	3.5	2.867	7.2
EN23	2.7	3.075	9.0
EN24	2.7	3.715	11.0
EN26	3.2	4.355	13.7

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell


Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	2	5	8	10 (max)
EN21	From: Any Input	t_{PLH}	0.220	0.264	0.393	0.522	0.608
	To: Q	t_{PHL}	0.169	0.239	0.414	0.595	0.738
EN22	Number of Equivalent Loads		1	4	8	13	17 (max)
	From: Any Input	t_{PLH}	0.192	0.254	0.332	0.426	0.499
EN23	To: Q	t_{PHL}	0.118	0.224	0.347	0.492	0.610
	Number of Equivalent Loads		1	8	16	23	31 (max)
EN24	From: Any Input	t_{PLH}	0.184	0.333	0.497	0.639	0.799
	To: Q	t_{PHL}	0.303	0.471	0.643	0.785	0.941
EN26	Number of Equivalent Loads		1	15	30	44	59 (max)
	From: Any Input	t_{PLH}	0.211	0.369	0.525	0.661	0.799
	To: Q	t_{PHL}	0.321	0.509	0.670	0.810	0.955
EN26	Number of Equivalent Loads		1	22	44	65	87 (max)
	From: Any Input	t_{PLH}	0.217	0.373	0.513	0.645	0.785
	To: Q	t_{PHL}	0.357	0.561	0.711	0.850	0.999


Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Logic Schematic



AMI350LXSC 0.35 micron CMOS Standard Cell
Description

E02x is a family of 2-input gates which perform the logical exclusive OR (XOR) function.

Logic Symbol	Truth Table															
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> </tr> </tbody> </table>	A	B	Q	L	L	L	L	H	H	H	L	H	H	H	L
A	B	Q														
L	L	L														
L	H	H														
H	L	H														
H	H	L														

HDL Syntax

Verilog EO2x *inst_name* (Q, A, B);

VHDL..... *inst_name*: EO2x port map (Q, A, B);

Pin Loading

Pin Name	Equivalent Loads				
	E021	E022	E023	E024	E026
A	2.1	3.9	4.2	4.1	4.1
B	2.2	3.9	4.2	4.1	4.2

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
E021	1.7	1.250	3.3
E022	2.2	2.434	6.2
E023	4.0	3.667	9.9
E024	4.5	4.468	12.8
E026	4.5	5.268	14.8

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell


Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


		Number of Equivalent Loads		1	2	5	8	10 (max)
E021		From: Any Input To: Q		t _{PLH} 0.265 t _{PHL} 0.190	0.341 0.267	0.567 0.475	0.792 0.678	0.942 0.811
		Number of Equivalent Loads		1	4	8	13	17 (max)
E022		From: Any Input To: Q		t _{PLH} 0.212 t _{PHL} 0.127	0.314 0.250	0.452 0.389	0.626 0.558	0.766 0.703
		Number of Equivalent Loads		1	8	16	23	31 (max)
E023		From: Any Input To: Q		t _{PLH} 0.164 t _{PHL} 0.263	0.316 0.429	0.476 0.596	0.615 0.733	0.778 0.884
		Number of Equivalent Loads		1	15	30	44	59 (max)
E024		From: Any Input To: Q		t _{PLH} 0.178 t _{PHL} 0.288	0.322 0.447	0.472 0.601	0.609 0.738	0.753 0.879
		Number of Equivalent Loads		1	22	44	65	87 (max)
E026		From: Any Input To: Q		t _{PLH} 0.215 t _{PHL} 0.295	0.343 0.481	0.475 0.625	0.612 0.754	0.763 0.885

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Logic Schematic




LOGICAL



AMI350LXSC 0.35 micron CMOS Standard Cell
Description

EO3x is a family of 3-input gates which perform the logical exclusive OR (XOR) function.

Logic Symbol	Truth Table																																				
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>Q</th></tr> </thead> <tbody> <tr><td>L</td><td>L</td><td>L</td><td>L</td></tr> <tr><td>L</td><td>L</td><td>H</td><td>H</td></tr> <tr><td>L</td><td>H</td><td>L</td><td>H</td></tr> <tr><td>L</td><td>H</td><td>H</td><td>L</td></tr> <tr><td>H</td><td>L</td><td>L</td><td>H</td></tr> <tr><td>H</td><td>L</td><td>H</td><td>L</td></tr> <tr><td>H</td><td>H</td><td>L</td><td>L</td></tr> <tr><td>H</td><td>H</td><td>H</td><td>H</td></tr> </tbody> </table>	A	B	C	Q	L	L	L	L	L	L	H	H	L	H	L	H	L	H	H	L	H	L	L	H	H	L	H	L	H	H	L	L	H	H	H	H
A	B	C	Q																																		
L	L	L	L																																		
L	L	H	H																																		
L	H	L	H																																		
L	H	H	L																																		
H	L	L	H																																		
H	L	H	L																																		
H	H	L	L																																		
H	H	H	H																																		

Core Logic
HDL Syntax

Verilog EO3x *inst_name* (Q, A, B, C);

VHDL..... *inst_name*: EO3x port map (Q, A, B, C);

Pin Loading

Pin Name	Equivalent Loads				
	EO31	EO32	EO33	EO34	EO36
A	2.1	2.1	2.2	2.1	2.1
B	2.1	2.1	2.1	2.1	2.1
C	2.1	3.1	3.2	3.2	3.2

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
EO31	3.2	2.435	8.6
EO32	3.8	3.044	12.0
EO33	5.0	3.804	15.7
EO34	5.2	4.604	17.6
EO36	5.5	5.405	20.7

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell


Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

		Number of Equivalent Loads		1	2	5	8	10 (max)
E031		From: Any Input To: Q		t _{PLH} 0.546 0.482	t _{PHL} 0.614 0.565	0.837 0.799	1.074 1.022	1.238 1.168
E032		Number of Equivalent Loads		1	4	8	13	17 (max)
		From: Any Input To: Q		t _{PLH} 0.576 0.519	t _{PHL} 0.672 0.628	0.809 0.783	0.987 0.965	1.132 1.103
E033		Number of Equivalent Loads		1	8	16	23	31 (max)
		From: Any Input To: Q		t _{PLH} 0.543 0.679	t _{PHL} 0.689 0.830	0.849 0.994	0.989 1.132	1.151 1.286
E034		Number of Equivalent Loads		1	15	30	44	59 (max)
		From: Any Input To: Q		t _{PLH} 0.541 0.672	t _{PHL} 0.699 0.838	0.851 1.002	0.984 1.146	1.122 1.292
E036		Number of Equivalent Loads		1	22	44	65	87 (max)
		From: Any Input To: Q		t _{PLH} 0.587 0.714	t _{PHL} 0.744 0.902	0.887 1.051	1.018 1.178	1.152 1.301

Delay will vary with input conditions. See page 2-15 for interconnect estimates.



Logic Schematic



AMI350LXSC 0.35 micron CMOS Standard Cell

Description

IIDx is a family of non-inverting clock drivers with a single output.

Logic Symbol	Truth Table						
 	<table style="margin-left: auto; margin-right: auto;"> <tr> <td style="text-align: center; border-right: 1px solid black; padding: 2px;">A</td> <td style="text-align: center; padding: 2px;">Q</td> </tr> <tr> <td style="text-align: center; border-right: 1px solid black; padding: 2px;">L</td> <td style="text-align: center; padding: 2px;">L</td> </tr> <tr> <td style="text-align: center; border-right: 1px solid black; padding: 2px;">H</td> <td style="text-align: center; padding: 2px;">H</td> </tr> </table>	A	Q	L	L	H	H
A	Q						
L	L						
H	H						

HDL Syntax

Verilog IIDx *inst_name* (Q, A);

VHDL..... *inst_name*: IIDx port map (Q, A);

Pin Loading

Pin Name	Equivalent Loads				
	IID1	IID2	IID3	IID4	IID6
A	1.0	1.0	1.9	1.9	1.9

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
IID1	1.0	0.801	2.1
IID2	1.0	1.201	3.3
IID3	1.2	2.001	4.5
IID4	1.5	2.401	5.8
IID6	1.7	3.202	8.6

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process



	Number of Equivalent Loads		1	4	8	13	17 (max)
IID1	From: A	t_{PLH}	0.171	0.301	0.470	0.684	0.859
	To: Q	t_{PHL}	0.164	0.294	0.461	0.667	0.832
IID2	Number of Equivalent Loads		1	8	16	23	31 (max)
	From: A	t_{PLH}	0.223	0.379	0.538	0.672	0.826
IID3	To: Q	t_{PHL}	0.161	0.326	0.489	0.623	0.769
	Number of Equivalent Loads		1	11	22	34	45 (max)
IID4	From: A	t_{PLH}	0.128	0.261	0.405	0.563	0.711
	To: Q	t_{PHL}	0.119	0.263	0.408	0.563	0.706
IID6	Number of Equivalent Loads		1	15	30	44	59 (max)
	From: A	t_{PLH}	0.135	0.284	0.425	0.558	0.708
	To: Q	t_{PHL}	0.125	0.278	0.425	0.557	0.695
	Number of Equivalent Loads		1	22	44	65	87 (max)
	From: A	t_{PLH}	0.136	0.290	0.432	0.565	0.709
	To: Q	t_{PHL}	0.165	0.323	0.454	0.590	0.735

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

INVx is a family of inverters which perform the logical NOT function.

Logic Symbol	Truth Table						
 	<table border="1"> <thead> <tr> <th>A</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> </tr> </tbody> </table>	A	Q	L	H	H	L
A	Q						
L	H						
H	L						

Core Logic

HDL Syntax

Verilog INVx *inst_name* (Q, A);

VHDL..... *inst_name*: INVx port map (Q, A);

Pin Loading

Pin Name	Equivalent Loads					
	INV1	INV2	INV3	INV4	INV5	INV6
A	1.0	1.9	2.9	4.0	4.9	5.8

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
INV1	0.8	0.401	0.5
INV2	1.0	0.801	0.9
INV3	1.0	1.201	1.1
INV4	1.2	1.601	1.4
INV5	1.2	2.001	1.7
INV6	1.5	3.047	1.9

a. See page 2-13 power equation

AMI350LXSC 0.35 micron CMOS Standard Cell

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


	Number of Equivalent Loads		1	4	8	13	17 (max)
INV1	From: A	t_{PLH}	0.091	0.219	0.384	0.588	0.748
	To: Q	t_{PHL}	0.118	0.255	0.414	0.611	0.775
INV2	Number of Equivalent Loads		1	8	16	23	31 (max)
	From: A	t_{PLH}	0.059	0.212	0.361	0.491	0.647
INV3	To: Q	t_{PHL}	0.080	0.243	0.402	0.534	0.682
	Number of Equivalent Loads		1	11	22	34	45 (max)
INV4	From: A	t_{PLH}	0.049	0.186	0.320	0.466	0.602
	To: Q	t_{PHL}	0.065	0.223	0.361	0.497	0.614
INV5	Number of Equivalent Loads		1	15	30	44	59 (max)
	From: A	t_{PLH}	0.040	0.201	0.342	0.470	0.607
INV6	To: Q	t_{PHL}	0.082	0.215	0.375	0.512	0.638
	Number of Equivalent Loads		1	18	36	55	73 (max)
INV6	From: A	t_{PLH}	0.046	0.177	0.318	0.453	0.570
	To: Q	t_{PHL}	0.063	0.217	0.357	0.488	0.590
INV6	Number of Equivalent Loads		1	22	44	65	87 (max)
	From: A	t_{PLH}	0.049	0.184	0.320	0.439	0.555
	To: Q	t_{PHL}	0.045	0.235	0.383	0.505	0.620

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

ITAx is a family of non-inverting internal tristate buffers with active low enable.

Logic Symbol	Truth Table												
	<table border="1"> <thead> <tr> <th>EN</th> <th>A</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>X</td> <td>Z</td> </tr> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> </tbody> </table> <p>Z = High Impedance</p>	EN	A	Q	H	X	Z	L	L	L	L	H	H
EN	A	Q											
H	X	Z											
L	L	L											
L	H	H											

HDL Syntax

Verilog ITAx *inst_name* (Q, A, EN);

VHDL *inst_name*: ITAx port map (Q, A, EN);

Pin Loading

Pin Name	Equivalent Loads			
	ITA1	ITA2	ITA4	ITA6
A	1.0	1.0	1.0	1.0
EN	1.6	2.1	3.3	4.5
Q	0.6	0.6	1.3	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
ITA1	1.5	1.217	3.4
ITA2	2.0	1.634	5.3
ITA4	2.7	2.466	9.7
ITA6	3.8	3.299	14.1

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	15	30	45	60 (max)
ITA1	From: A	t_{PLH}	0.275	1.341	2.499	3.669	4.846
	To: Q	t_{PHL}	0.228	1.235	2.310	3.383	4.455
ITA2	From: EN	t_{ZH}	0.076	1.262	2.415	3.545	4.687
	To: Q	t_{ZL}	0.181	1.160	2.226	3.304	4.389
	Number of Equivalent Loads		1	26	52	77	103 (max)
ITA2	From: A	t_{PLH}	0.221	1.186	2.197	3.172	4.189
	To: Q	t_{PHL}	0.234	1.120	2.045	2.941	3.876
ITA4	From: EN	t_{ZH}	0.148	1.143	2.065	3.011	4.091
	To: Q	t_{ZL}	0.122	1.034	1.963	2.855	3.782
	Number of Equivalent Loads		1	48	96	143	191 (max)
ITA4	From: A	t_{PLH}	0.251	1.158	2.090	3.004	3.938
	To: Q	t_{PHL}	0.242	1.102	1.968	2.807	3.658
ITA6	From: EN	t_{ZH}	0.113	1.062	1.938	2.825	3.784
	To: Q	t_{ZL}	0.124	0.998	1.854	2.693	3.558
	Number of Equivalent Loads		1	70	139	208	278 (max)
ITA6	From: A	t_{PLH}	0.286	1.175	2.061	2.955	3.868
	To: Q	t_{PHL}	0.298	1.149	1.970	2.793	3.631
ITA6	From: EN	t_{ZH}	0.052	1.042	1.905	2.763	3.641
	To: Q	t_{ZL}	0.147	1.001	1.823	2.646	3.487

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing


 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	Delay (ns) To	Parameter	Cell			
			ITA1	ITA2	ITA4	ITA6
EN	Q	t_{HZ} t_{LZ}	0.115 0.098	0.114 0.117	0.113 0.153	0.111 0.187

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

ITBx is a family of inverting internal tristate buffers with active low enable.

Logic Symbol	Truth Table												
	<table border="1"> <thead> <tr> <th>EN</th> <th>A</th> <th>QN</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>X</td> <td>Z</td> </tr> <tr> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td>L</td> <td>H</td> <td>L</td> </tr> </tbody> </table> <p>Z = High Impedance</p>	EN	A	QN	H	X	Z	L	L	H	L	H	L
EN	A	QN											
H	X	Z											
L	L	H											
L	H	L											

HDL Syntax

Verilog ITBx *inst_name* (QN, A, EN);

VHDL *inst_name*: ITBx port map (QN, A, EN);

Pin Loading

Pin Name	Equivalent Loads			
	ITB1	ITB2	ITB4	ITB6
A	1.0	2.0	4.2	6.3
EN	1.7	2.1	3.3	4.5
QN	0.6	0.6	1.3	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
ITB1	1.2	0.817	1.9
ITB2	1.5	1.233	2.7
ITB4	2.5	2.066	5.1
ITB6	3.5	2.899	7.3

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Core Logic
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	15	30	45	60 (max)
ITB1	From: A	t_{PLH}	0.160	1.250	2.407	3.568	4.742
	To: QN	t_{PHL}	0.173	1.180	2.253	3.322	4.392
ITB2	From: EN	t_{ZH}	0.216	1.299	2.389	3.535	4.722
	To: QN	t_{ZL}	0.174	1.173	2.247	3.324	4.402
	Number of Equivalent Loads		1	26	52	77	103 (max)
ITB2	From: A	t_{PLH}	0.105	1.092	2.088	3.052	4.070
	To: QN	t_{PHL}	0.122	1.050	1.966	2.850	3.785
ITB4	From: EN	t_{ZH}	0.107	1.117	2.088	3.047	4.089
	To: QN	t_{ZL}	0.124	1.033	1.968	2.862	3.789
	Number of Equivalent Loads		1	48	96	143	191 (max)
ITB4	From: A	t_{PLH}	0.080	1.022	1.937	2.838	3.775
	To: QN	t_{PHL}	0.093	0.967	1.823	2.658	3.512
ITB6	From: EN	t_{ZH}	0.074	1.037	1.918	2.800	3.733
	To: QN	t_{ZL}	0.129	0.995	1.855	2.694	3.553
	Number of Equivalent Loads		1	70	139	208	278 (max)
ITB6	From: A	t_{PLH}	0.075	0.965	1.854	2.748	3.662
	To: QN	t_{PHL}	0.120	0.952	1.748	2.567	3.425
ITB6	From: EN	t_{ZH}	0.086	1.043	1.920	2.806	3.722
	To: QN	t_{ZL}	0.156	0.989	1.817	2.644	3.483

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Cell			
			ITB1	ITB2	ITB4	ITB6
EN	QN	t_{HZ} t_{LZ}	0.114 0.101	0.113 0.118	0.112 0.155	0.112 0.185

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

ITD1x is a family of inverting internal tristate buffers with active high enable.

Logic Symbol	Truth Table												
	<table border="1"> <thead> <tr> <th>E</th> <th>A</th> <th>QN</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>X</td> <td>Z</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> </tr> </tbody> </table> <p>Z = High Impedance</p>	E	A	QN	L	X	Z	H	L	H	H	H	L
E	A	QN											
L	X	Z											
H	L	H											
H	H	L											

HDL Syntax

Verilog ITDx *inst_name* (QN, A, E);

VHDL *inst_name*: ITDx port map (QN, A, E);

Pin Loading

Pin Name	Equivalent Loads			
	ITD1	ITD2	ITD4	ITD6
A	1.0	2.0	4.2	6.2
E	1.5	1.9	2.8	3.7
QN	0.5	0.6	1.4	1.9

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
ITD1	1.2	0.817	2.0
ITD2	1.5	1.233	3.0
ITD4	2.5	2.066	5.6
ITD6	3.5	2.899	8.0

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell

Core Logic

Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	15	30	45	60 (max)
ITD1	From: A	t_{PLH}	0.164	1.250	2.400	3.567	4.748
	To: QN	t_{PHL}	0.168	1.187	2.238	3.296	4.379
ITD2	From: E	t_{ZH}	0.191	1.264	2.426	3.592	4.759
	To: QN	t_{ZL}	0.228	1.247	2.254	3.311	4.379
	Number of Equivalent Loads		1	26	52	77	103 (max)
ITD2	From: A	t_{PLH}	0.120	1.086	2.084	3.052	4.076
	To: QN	t_{PHL}	0.103	1.040	1.963	2.849	3.782
ITD4	From: E	t_{ZH}	0.142	1.120	2.125	3.093	4.108
	To: QN	t_{ZL}	0.108	1.043	1.994	2.877	3.771
	Number of Equivalent Loads		1	48	96	143	191 (max)
ITD4	From: A	t_{PLH}	0.098	1.021	1.951	2.858	3.780
	To: QN	t_{PHL}	0.092	0.962	1.811	2.642	3.496
ITD6	From: E	t_{ZH}	0.135	1.074	1.998	2.902	3.830
	To: QN	t_{ZL}	0.096	1.040	1.842	2.653	3.539
	Number of Equivalent Loads		1	70	139	208	278 (max)
ITD6	From: A	t_{PLH}	0.106	0.985	1.865	2.758	3.679
	To: QN	t_{PHL}	0.110	0.937	1.734	2.550	3.401
ITD6	From: E	t_{ZH}	0.168	1.078	1.959	2.850	3.768
	To: QN	t_{ZL}	0.054	1.029	1.849	2.633	3.416

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing


 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Cell			
			ITD1	ITD2	ITD4	ITD6
E	QN	t_{HZ} t_{LZ}	0.126 0.045	0.162 0.045	0.241 0.044	0.313 0.043

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

ITEx is a family of two-phase enable inverting internal tristate buffers.

Logic Symbol	Truth Table																								
	<table border="1"> <thead> <tr> <th>EN</th> <th>E</th> <th>A</th> <th>QN</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>L</td> <td>X</td> <td>Z</td> </tr> <tr> <td>L</td> <td>H</td> <td>L</td> <td>H</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> <td>L</td> </tr> <tr> <td>L</td> <td>L</td> <td>X</td> <td>IL</td> </tr> <tr> <td>H</td> <td>H</td> <td>X</td> <td>IL</td> </tr> </tbody> </table> <p style="text-align: center;">IL = Illegal</p>	EN	E	A	QN	H	L	X	Z	L	H	L	H	L	H	H	L	L	L	X	IL	H	H	X	IL
EN	E	A	QN																						
H	L	X	Z																						
L	H	L	H																						
L	H	H	L																						
L	L	X	IL																						
H	H	X	IL																						

HDL Syntax

Verilog ITEx *inst_name* (QN, A, E, EN);

VHDL..... *inst_name*: ITEx port map (QN, A, E, EN);

Pin Loading

Pin Name	Equivalent Loads			
	ITE1	ITE2	ITE4	ITE6
A	1.0	2.0	4.2	6.3
E	0.4	0.9	1.8	2.7
EN	0.6	1.1	2.3	3.5
QN	0.5	0.6	1.3	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	$E_{QL_{pd}}$ (Eq-load)
ITE1	1.0	0.417	0.9
ITE2	1.2	0.833	1.3
ITE4	2.2	1.666	2.7
ITE6	3.2	2.499	4.1

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	15	30	45	60 (max)
ITE1	From: A To: QN	t_{PLH} t_{PHL}	0.168 0.162	1.241 1.178	2.405 2.247	3.573 3.313	4.743 4.383
	From: EN To: QN	t_{ZH}	0.193	1.280	2.426	3.563	4.705
	From: E To: QN	t_{ZL}	0.235	1.200	2.223	3.262	4.291
	Number of Equivalent Loads		1	26	52	77	103 (max)
ITE2	From: A To: QN	t_{PLH} t_{PHL}	0.110 0.117	1.088 1.048	2.083 1.973	3.048 2.856	4.066 3.773
	From: EN To: QN	t_{ZH}	0.151	1.129	2.104	3.067	4.106
	From: E To: QN	t_{ZL}	0.161	1.079	1.975	2.845	3.760
	Number of Equivalent Loads		1	48	96	143	191 (max)
ITE4	From: A To: QN	t_{PLH} t_{PHL}	0.075 0.111	1.008 0.975	1.941 1.809	2.847 2.638	3.768 3.509
	From: EN To: QN	t_{ZH}	0.121	1.050	1.940	2.843	3.820
	From: E To: QN	t_{ZL}	0.108	1.056	1.889	2.693	3.519
	Number of Equivalent Loads		1	70	139	208	278 (max)
ITE6	From: A To: QN	t_{PLH} t_{PHL}	0.087 0.102	0.993 0.954	1.875 1.751	2.749 2.551	3.628 3.374
	From: EN To: QN	t_{ZH}	0.112	1.068	1.902	2.765	3.695
	From: E To: QN	t_{ZL}	0.084	0.999	1.818	2.618	3.422
	Number of Equivalent Loads		1	70	139	208	278 (max)

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Cell			
			ITE1	ITE2	ITE4	ITE6
EN	QN	t_{HZ}	0.115	0.115	0.114	0.112
E	QN	t_{LZ}	0.046	0.047	0.045	0.044

JK01x



AMI350LXSC 0.35 micron CMOS Standard Cell

Description

JK01x is a family of static, master-slave JK flip-flops. RESET is asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Table																														
	<table border="1"><thead><tr><th>RN</th><th>J</th><th>K</th><th>C</th><th>Q(n+1)</th></tr></thead><tbody><tr><td>L</td><td>X</td><td>X</td><td>X</td><td>L</td></tr><tr><td>H</td><td>L</td><td>L</td><td>↑</td><td>NC</td></tr><tr><td>H</td><td>L</td><td>H</td><td>↑</td><td>L</td></tr><tr><td>H</td><td>H</td><td>L</td><td>↑</td><td>H</td></tr><tr><td>H</td><td>H</td><td>H</td><td>↑</td><td><u>Q(n)</u></td></tr></tbody></table> <p>NC = No Change</p>	RN	J	K	C	Q(n+1)	L	X	X	X	L	H	L	L	↑	NC	H	L	H	↑	L	H	H	L	↑	H	H	H	H	↑	<u>Q(n)</u>
RN	J	K	C	Q(n+1)																											
L	X	X	X	L																											
H	L	L	↑	NC																											
H	L	H	↑	L																											
H	H	L	↑	H																											
H	H	H	↑	<u>Q(n)</u>																											

HDL Syntax

Verilog JK01x *inst_name* (Q, C, J, K, RN);

VHDL *inst_name*: JK01x port map (Q, C, J, K, RN);

Pin Loading

Pin Name	Equivalent Loads	
	JK011	JK012
J	1.1	1.1
K	1.1	1.1
C	1.0	1.0
RN	1.1	1.1

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
JK011	6.2	4.661	17.9
JK012	6.5	5.077	20.2

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	2	5	8	10 (max)
JK011	From: C	t_{PLH}	0.609	0.690	0.925	1.152	1.301
	To: Q	t_{PHL}	0.533	0.596	0.759	0.903	0.993
JK012	From: RN	t_{PHL}	0.254	0.308	0.433	0.554	0.636
	To: Q						
	Number of Equivalent Loads		1	4	8	13	17 (max)
JK012	From: C	t_{PLH}	0.570	0.680	0.824	1.003	1.146
	To: Q	t_{PHL}	0.512	0.611	0.723	0.850	0.945
JK012	From: RN	t_{PHL}	0.234	0.315	0.405	0.505	0.580
	To: Q						

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Timing Constraints

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


From	Delay (ns) To	Parameter	Cell	
			JK011	JK012
Min C Width	High	t_w	0.624	0.570
Min C Width	Low	t_w	0.500	0.503
Min RN Width	Low	t_w	0.468	0.494
Min J Setup		t_{su}	0.500	0.503
Min J Hold		t_h	0.137	0.137
Min K Setup		t_{su}	0.431	0.431
Min K Hold		t_h	0.137	0.137
Min RN Setup		t_{su}	0.248	0.268
Min RN Hold		t_h	0.302	0.301

JK01x



AMI350LXSC 0.35 micron CMOS Standard Cell

Logic Schematic



AMI350LXSC 0.35 micron CMOS Standard Cell

Description

JK02x is a family of static, master-slave JK flip-flops. SET is asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol		Truth Table				
		SN	J	K	C	Q(n+1)
		L	X	X	X	H
		H	L	L	↑	NC
		H	L	H	↑	L
		H	H	L	↑	H
		H	H	H	↑	<u>Q(n)</u>

NC = No Change

Core Logic

HDL Syntax

Verilog JK02x *inst_name* (Q, C, J, K, SN);

VHDL *inst_name*: JK02x port map (Q, C, J, K, SN);

Pin Loading

Pin Name	Equivalent Loads	
	JK021	JK022
J	1.0	1.0
K	1.0	1.0
C	1.0	1.0
SN	2.2	3.3

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
JK021	5.8	4.804	14.9
JK022	6.2	5.493	16.2

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Number of Equivalent Loads		1	2	5	8	10 (max)	
JK021	From: C To: Q	t_{PLH} t_{PHL}	0.549 0.536	0.609 0.604	0.770 0.799	0.919 0.989	1.014 1.115
	From: SN To: Q	t_{PLH}	0.164	0.215	0.339	0.484	0.584
Number of Equivalent Loads		1	4	8	13	17 (max)	
JK022	From: C To: Q	t_{PLH} t_{PHL}	0.539 0.526	0.629 0.637	0.729 0.770	0.842 0.924	0.926 1.042
	From: SN To: Q	t_{PLH}	0.090	0.168	0.260	0.370	0.468


Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	Delay (ns) To	Parameter	Cell	
			JK021	JK022
Min C Width	High	t_w	0.551	0.542
Min C Width	Low	t_w	0.482	0.476
Min SN Width	Low	t_w	0.861	0.825
Min J Setup		t_{su}	0.482	0.476
Min J Hold		t_h	0.127	0.131
Min K Setup		t_{su}	0.406	0.399
Min K Hold		t_h	0.127	0.131
Min SN Setup		t_{su}	0.125	0.124
Min SN Hold		t_h	0.418	0.419

Logic Schematic



Core Logic

JK031



AMI350LXSC 0.35 micron CMOS Standard Cell

Description

JK031 is a static, master-slave JK flip-flop. SET and RESET are asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Table						Pin Loading	
	RN	SN	J	K	C	Q(n+1)		Equivalent Load
JK031	L	L	X	X	X	IL		
	L	H	X	X	X	L		
	H	L	X	X	X	H		
	H	H	L	L	↑	NC		
	H	H	L	H	↑	L		
	H	H	H	L	↑	H		
	H	H	H	H	↑	<u>Q(n)</u>		
	IL = Illegal NC = No Change							
	J		1.0					
	K		1.0					
	C		1.0					
	SN		2.2					
	RN		1.1					

Equivalent Gates 7.0

HDL Syntax

Verilog JK031 *inst_name* (Q, C, J, K, RN, SN);
VHDL..... *inst_name*: JK031 port map (Q, C, J, K, RN, SN);

Size And Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	5.373	nA
EQL_{pd}	19.0	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


From	Delay (ns) To	Parameter	Number of Equivalent Loads				
			1	2	5	8	10 (max)
C	Q	t_{PLH}	0.646	0.751	1.036	1.299	1.468
		t_{PHL}	0.559	0.633	0.842	1.042	1.172
RN	Q	t_{PHL}	0.299	0.369	0.550	0.725	0.839
		t_{PLH}	0.133	0.185	0.313	0.439	0.522

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell
Timing Constraints

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Value
Min C Width	High	t_w	0.646
Min C Width	Low	t_w	0.507
Min RN Width	Low	t_w	0.494
Min SN Width	Low	t_w	0.812
Min J Setup		t_{su}	0.507
Min J Hold		t_h	0.135
Min K Setup		t_{su}	0.457
Min K Hold		t_h	0.135
Min RN Setup		t_{su}	0.285
Min RN Hold		t_h	0.296
Min SN Setup		t_{su}	0.150
Min SN Hold		t_h	0.421

Logic Schematic


JK12x



AMI350LXSC 0.35 micron CMOS Standard Cell

Description

JK12x is a family of static, master-slave JK flip-flops. SET and RESET are asynchronous and active low. Outputs are buffered and change state on the rising edge of the clock.

Logic Symbol	Truth Table							
	RN	SN	J	K	C	Q(n+1)	QN(n+1)	
	L	L	X	X	X	IL	IL	
	L	H	X	X	X	L	H	
	H	L	X	X	X	H	L	
	H	H	L	L	↑	NC	NC	
	H	H	L	H	↑	L	H	
	H	H	H	L	↑	H	L	
	H	H	H	H	↑	QN(n)	Q(n)	

IL = Illegal NC = No Change

HDL Syntax

Verilog JK12x *inst_name* (Q, QN, C, J, K, RN, SN);

VHDL..... *inst_name*: JK12x port map (Q, QN, C, J, K, RN, SN);

Pin Loading

Pin Name	Equivalent Loads			
	JK121	JK122	JK124	JK126
J	1.0	1.0	1.0	1.0
K	1.0	1.0	1.0	1.0
C	1.0	1.0	1.0	1.0
SN	2.2	2.2	2.2	2.2
RN	1.1	1.0	1.1	1.0

AMI350LXSC 0.35 micron CMOS Standard Cell
Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
JK121	7.8	6.174	22.1
JK122	8.5	7.775	28.3
JK124	9.0	9.375	32.0
JK126	9.8	11.184	38.6

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	4	8	13	17 (max)
	From: C To: Q	t_{PLH} t_{PHL}	0.560 0.544	0.711 0.720	0.892 0.920	1.105 1.147	1.268 1.318
JK121	From: C To: QN	t_{PLH} t_{PHL}	0.652 0.785	0.790 0.937	0.963 1.118	1.170 1.330	1.333 1.492
	From: RN To: Q	t_{PHL}	1.086	1.328	1.553	1.777	1.933
	From: RN To: QN	t_{PLH}	0.346	0.485	0.660	0.871	1.036
	From: SN To: Q	t_{PLH}	0.708	0.868	1.059	1.282	1.453
	From: SN To: QN	t_{PHL}	0.228	0.366	0.537	0.741	0.901
	Number of Equivalent Loads		1	8	16	23	31 (max)
	From: C To: Q	t_{PLH} t_{PHL}	0.858 0.733	1.012 0.893	1.164 1.056	1.288 1.191	1.424 1.340
JK122	From: C To: QN	t_{PLH} t_{PHL}	0.465 0.549	0.597 0.699	0.759 0.858	0.907 0.992	1.078 1.141
	From: RN To: Q	t_{PHL}	0.533	0.714	0.885	1.023	1.170
	From: RN To: QN	t_{PLH}	0.875	1.009	1.160	1.292	1.442
	From: SN To: Q	t_{PLH}	0.357	0.510	0.671	0.806	0.967
	From: SN To: QN	t_{PHL}	0.640	0.791	0.944	1.071	1.211

JK12x



AMI350LXSC 0.35 micron CMOS Standard Cell

Core Logic


Number of Equivalent Loads		1	15	30	44	59 (max)	
JK124	From: C To: Q	t_{PLH} t_{PHL}	0.838 0.694	1.017 0.901	1.160 1.067	1.285 1.194	1.415 1.360
	From: C To: QN	t_{PLH} t_{PHL}	0.492 0.571	0.642 0.753	0.789 0.905	0.922 1.033	1.060 1.163
	From: RN To: Q	t_{PHL}	0.580	0.756	0.910	1.047	1.196
	From: RN To: QN	t_{PLH}	0.915	1.058	1.186	1.305	1.434
	From: SN To: Q	t_{PLH}	0.381	0.521	0.676	0.823	0.982
	From: SN To: QN	t_{PHL}	0.646	0.840	0.991	1.115	1.237
Number of Equivalent Loads		1	22	44	65	87 (max)	
JK126	From: C To: Q	t_{PLH} t_{PHL}	0.959 0.855	1.123 1.051	1.268 1.176	1.397 1.318	1.526 1.472
	From: C To: QN	t_{PLH} t_{PHL}	0.554 0.644	0.709 0.854	0.854 1.009	0.981 1.136	1.107 1.258
	From: RN To: Q	t_{PHL}	0.635	0.843	1.010	1.143	1.266
	From: RN To: QN	t_{PLH}	0.734	0.901	1.037	1.159	1.283
	From: SN To: Q	t_{PLH}	0.414	0.587	0.734	0.859	0.986
	From: SN To: QN	t_{PHL}	0.583	0.789	0.938	1.067	1.200

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell
Timing Constraints

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


From	To	Parameter	Cell			
			JK121	JK122	JK124	JK126
Min C Width	High	t_w	0.621	0.540	0.527	0.583
Min C Width	Low	t_w	0.510	0.508	0.508	0.508
Min RN Width	Low	t_w	0.496	0.498	0.496	0.496
Min SN Width	Low	t_w	0.563	0.419	0.407	0.348
Min J Setup		t_{su}	0.510	0.508	0.508	0.508
Min J Hold		t_h	0.129	0.130	0.129	0.133
Min K Setup		t_{su}	0.459	0.457	0.458	0.457
Min K Hold		t_h	0.129	0.130	0.129	0.133
Min RN Setup		t_{su}	0.287	0.288	0.287	0.286
Min RN Hold		t_h	0.289	0.290	0.290	0.293
Min SN Setup		t_{su}	0.151	0.150	0.150	0.150
Min SN Hold		t_h	0.416	0.417	0.417	0.426

Logic Schematic


AMI350LXSC 0.35 micron CMOS Standard Cell

Description

MX2x is a family of two-to-one digital multiplexers.

Logic Symbol	Truth Table																				
	<table border="1"> <thead> <tr> <th>S</th> <th>I0</th> <th>I1</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>X</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>X</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>X</td> <td>H</td> <td>H</td> </tr> </tbody> </table>	S	I0	I1	Q	L	L	X	L	L	H	X	H	H	X	L	L	H	X	H	H
S	I0	I1	Q																		
L	L	X	L																		
L	H	X	H																		
H	X	L	L																		
H	X	H	H																		

Core Logic

HDL Syntax

Verilog MX2x *inst_name* (Q, I0, I1, S);

VHDL *inst_name*: MX2x port map (Q, I0, I1, S);

Pin Loading

Pin Name	Equivalent Loads			
	MX21	MX22	MX24	MX26
I0	1.1	1.1	2.0	2.0
I1	1.0	1.0	2.0	2.0
S	1.6	1.6	4.0	4.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
MX21	2.0	1.410	4.2
MX22	2.0	1.810	5.4
MX24	3.0	4.067	10.7
MX26	3.2	4.867	13.3

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	4	8	13	17 (max)
MX21	From: Any Ix Input	t_{PLH}	0.252	0.387	0.562	0.777	0.946
	To: Q	t_{PHL}	0.272	0.424	0.594	0.796	0.961
MX22	From: S	t_{PLH}	0.359	0.496	0.669	0.879	1.043
	To: Q	t_{PHL}	0.384	0.532	0.710	0.919	1.079
MX24	Number of Equivalent Loads		1	8	16	23	31 (max)
	From: Any Ix Input	t_{PLH}	0.253	0.413	0.573	0.709	0.867
MX26	To: Q	t_{PHL}	0.275	0.470	0.645	0.784	0.932
	From: S	t_{PLH}	0.356	0.508	0.673	0.814	0.972
	To: Q	t_{PHL}	0.390	0.573	0.748	0.890	1.044
MX24	Number of Equivalent Loads		1	15	30	44	59 (max)
	From: Any Ix Input	t_{PLH}	0.221	0.380	0.526	0.660	0.811
MX26	To: Q	t_{PHL}	0.240	0.431	0.589	0.725	0.864
	From: S	t_{PLH}	0.250	0.402	0.545	0.680	0.830
	To: Q	t_{PHL}	0.320	0.523	0.680	0.815	0.956
MX26	Number of Equivalent Loads		1	22	44	65	87 (max)
	From: Any Ix Input	t_{PLH}	0.268	0.418	0.556	0.685	0.819
	To: Q	t_{PHL}	0.293	0.486	0.643	0.781	0.915
	From: S	t_{PLH}	0.286	0.444	0.573	0.708	0.857
	To: Q	t_{PHL}	0.361	0.560	0.716	0.856	0.993

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

MX4x is a family of four-to-one digital multiplexers.

Logic Symbol		Truth Table						
		I0	I1	I2	I3	S1	S0	Q
		L	X	X	X	L	L	L
		H	X	X	X	L	L	H
		X	L	X	X	L	H	L
		X	H	X	X	L	H	H
		X	X	L	X	H	L	L
		X	X	H	X	H	L	H
		X	X	X	L	H	H	L
		X	X	X	H	H	H	H

HDL Syntax

Verilog MX4x *inst_name* (Q, I0, I1, I2, I3, S0, S1);

VHDL..... *inst_name*: MX4x port map (Q, I0, I1, I2, I3, S0, S1);

Pin Loading

Pin Name	Equivalent Loads			
	MX41	MX42	MX44	MX46
I0	1.1	1.0	1.0	1.0
I1	1.0	1.1	1.0	1.0
I2	1.0	1.1	1.1	1.1
I3	1.1	1.1	1.0	1.0
S0	3.4	3.5	3.5	3.5
S1	3.4	2.2	2.3	2.3

AMI350LXSC 0.35 micron CMOS Standard Cell
Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
MX41	4.2	2.868	11.7
MX42	5.2	5.332	16.6
MX44	6.0	6.821	21.4
MX46	6.2	7.621	24.1

a. See page 2-13 for power equation.

Propagation Delays (ns)


Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	4	8	13	17 (max)
	From: Any Ix Input To: Q	t_{PLH} t_{PHL}	0.480 0.542	0.629 0.748	0.812 0.959	1.030 1.185	1.200 1.348
MX41	From: Any Sx Input To: Q	t_{PLH} t_{PHL}	0.560 0.670	0.725 0.864	0.907 1.073	1.109 1.301	1.259 1.469
	Number of Equivalent Loads		1	8	16	23	31 (max)
MX42	From: Any Ix Input To: Q	t_{PLH} t_{PHL}	0.440 0.462	0.590 0.619	0.754 0.782	0.894 0.918	1.054 1.070
	From: Any Sx Input To: Q	t_{PLH} t_{PHL}	0.513 0.590	0.661 0.768	0.821 0.936	0.957 1.071	1.111 1.216
MX44	Number of Equivalent Loads		1	15	30	44	59 (max)
	From: Any Ix Input To: Q	t_{PLH} t_{PHL}	0.440 0.445	0.594 0.612	0.741 0.769	0.880 0.903	1.031 1.037
MX46	From: Any Sx Input To: Q	t_{PLH} t_{PHL}	0.506 0.611	0.657 0.766	0.815 0.917	0.952 1.056	1.086 1.211
	Number of Equivalent Loads		1	22	44	65	87 (max)
MX46	From: Any Ix Input To: Q	t_{PLH} t_{PHL}	0.445 0.470	0.591 0.633	0.742 0.787	0.881 0.924	1.021 1.062
	From: Any Sx Input To: Q	t_{PLH} t_{PHL}	0.563 0.631	0.705 0.816	0.845 0.939	0.974 1.078	1.105 1.225

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell


Logic Schematic



AMI350LXSC 0.35 micron CMOS Standard Cell

Description

MX8x is a family of eight-to-one digital multiplexers.

Logic Symbol		Truth Table																																					
		<table border="1"> <thead> <tr> <th>S2</th><th>S1</th><th>S0</th><th>Q</th></tr> </thead> <tbody> <tr><td>L</td><td>L</td><td>L</td><td>I0</td></tr> <tr><td>L</td><td>L</td><td>H</td><td>I1</td></tr> <tr><td>L</td><td>H</td><td>L</td><td>I2</td></tr> <tr><td>L</td><td>H</td><td>H</td><td>I3</td></tr> <tr><td>H</td><td>L</td><td>L</td><td>I4</td></tr> <tr><td>H</td><td>L</td><td>H</td><td>I5</td></tr> <tr><td>H</td><td>H</td><td>L</td><td>I6</td></tr> <tr><td>H</td><td>H</td><td>H</td><td>I7</td></tr> </tbody> </table>		S2	S1	S0	Q	L	L	L	I0	L	L	H	I1	L	H	L	I2	L	H	H	I3	H	L	L	I4	H	L	H	I5	H	H	L	I6	H	H	H	I7
S2	S1	S0	Q																																				
L	L	L	I0																																				
L	L	H	I1																																				
L	H	L	I2																																				
L	H	H	I3																																				
H	L	L	I4																																				
H	L	H	I5																																				
H	H	L	I6																																				
H	H	H	I7																																				

HDL Syntax

Verilog MX8x *inst_name* (Q, I0, I1, I2, I3, I4, I5, I6, I7, S0, S1, S2);

VHDL..... *inst_name*: MX8x port map (Q, I0, I1, I2, I3, I4, I5, I6, I7, S0, S1, S2);

Pin Loading

Pin Name	Equivalent Loads			
	MX81	MX82	MX84	MX86
I0	1.0	1.0	1.0	1.0
I1	1.0	1.0	1.0	1.1
I2	1.1	1.1	1.1	1.1
I3	1.1	1.1	1.1	1.1
I4	1.0	1.0	1.0	1.0
I5	1.1	1.0	1.1	1.1
I6	1.0	1.0	1.0	1.0
I7	1.1	1.1	1.1	1.1
S0	5.9	6.0	6.0	6.0
S1	3.4	3.6	3.6	3.6
S2	2.2	2.3	3.3	3.3

AMI350LXSC 0.35 micron CMOS Standard Cell

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
MX81	8.8	7.431	28.4
MX82	10.0	10.328	37.3
MX84	10.0	9.464	36.5
MX86	10.5	10.264	39.3

a. See page 2-13 for power equation.


Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	4	8	13	17 (max)
	From: Any Ix Input	t_{PLH}	0.616	0.762	0.937	1.140	1.296
MX81	To: Q	t_{PHL}	0.638	0.806	0.984	1.178	1.321
	From: Any Sx Input	t_{PLH}	0.774	0.914	1.089	1.300	1.465
MX82	To: Q	t_{PHL}	0.805	0.953	1.134	1.349	1.515
	Number of Equivalent Loads		1	8	16	23	31 (max)
MX82	From: Any Ix Input	t_{PLH}	0.608	0.695	0.780	0.850	0.926
	To: Q	t_{PHL}	0.614	0.725	0.834	0.924	1.023
MX84	From: Any Sx Input	t_{PLH}	0.763	0.859	0.944	1.009	1.078
	To: Q	t_{PHL}	0.790	0.911	1.019	1.104	1.194
MX84	Number of Equivalent Loads		1	15	30	44	59 (max)
	From: Any Ix Input	t_{PLH}	0.630	0.806	0.964	1.089	1.207
MX84	To: Q	t_{PHL}	0.632	0.849	1.002	1.122	1.238
	From: Any Sx Input	t_{PLH}	0.816	0.979	1.119	1.237	1.355
	To: Q	t_{PHL}	0.806	0.970	1.135	1.285	1.442
MX86	Number of Equivalent Loads		1	22	44	65	87 (max)
	From: Any Ix Input	t_{PLH}	0.661	0.817	0.970	1.106	1.242
MX86	To: Q	t_{PHL}	0.677	0.896	1.058	1.189	1.309
	From: Any Sx Input	t_{PLH}	0.850	1.003	1.147	1.279	1.413
	To: Q	t_{PHL}	0.771	1.043	1.228	1.362	1.475

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Logic Schematic



AMI350LXSC 0.35 micron CMOS Standard Cell

Description

MXI2x is a family of inverting two-to-one digital multiplexers.

Logic Symbol	Truth Table																				
	<table border="1"> <thead> <tr> <th>S</th> <th>I0</th> <th>I1</th> <th>QN</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>X</td> <td>H</td> </tr> <tr> <td>L</td> <td>H</td> <td>X</td> <td>L</td> </tr> <tr> <td>H</td> <td>X</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>H</td> <td>L</td> </tr> </tbody> </table>	S	I0	I1	QN	L	L	X	H	L	H	X	L	H	X	L	H	H	X	H	L
S	I0	I1	QN																		
L	L	X	H																		
L	H	X	L																		
H	X	L	H																		
H	X	H	L																		

Core Logic

HDL Syntax

Verilog MXI2x *inst_name* (QN, I0, I1, S);

VHDL..... *inst_name*: MXI2x port map (QN, I0, I1, S);

Pin Loading

Pin Name	Equivalent Loads			
	MXI21	MXI22	MXI24	MXI26
I0	1.1	1.1	1.1	1.1
I1	1.0	1.0	1.1	1.0
S	1.6	1.6	2.2	2.2

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
MXI21	2.5	1.810	5.7
MXI22	2.5	2.210	7.0
MXI24	3.0	4.066	10.7
MXI26	4.0	5.555	15.6

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	4	8	13	17 (max)
MXI21	From: Any Ix Input	t_{PLH}	0.319	0.451	0.621	0.831	0.998
	To: QN	t_{PHL}	0.335	0.462	0.627	0.829	0.988
MXI22	From: S	t_{PLH}	0.437	0.567	0.737	0.947	1.114
	To: QN	t_{PHL}	0.436	0.557	0.721	0.929	1.097
MXI24	Number of Equivalent Loads		1	8	16	23	31 (max)
	From: Any Ix Input	t_{PLH}	0.312	0.457	0.618	0.757	0.914
MXI26	To: QN	t_{PHL}	0.328	0.493	0.657	0.792	0.940
	From: S	t_{PLH}	0.432	0.565	0.729	0.877	1.051
	To: QN	t_{PHL}	0.438	0.590	0.751	0.886	1.036
MXI24	Number of Equivalent Loads		1	15	30	44	59 (max)
	From: Any Ix Input	t_{PLH}	0.281	0.436	0.587	0.723	0.866
MXI26	To: QN	t_{PHL}	0.337	0.520	0.679	0.816	0.955
	From: S	t_{PLH}	0.388	0.551	0.691	0.825	0.972
	To: QN	t_{PHL}	0.393	0.569	0.724	0.859	0.995
MXI26	Number of Equivalent Loads		1	22	44	65	87 (max)
	From: Any Ix Input	t_{PLH}	0.285	0.439	0.576	0.707	0.848
	To: QN	t_{PHL}	0.313	0.484	0.630	0.759	0.887
	From: S	t_{PLH}	0.375	0.532	0.670	0.804	0.951
	To: QN	t_{PHL}	0.353	0.505	0.654	0.797	0.946

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

NA2x is a family of 2-input gates which perform the logical NAND function.

Logic Symbol	Truth Table															
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> </tr> </tbody> </table>	A	B	Q	L	L	H	L	H	H	H	L	H	H	H	L
A	B	Q														
L	L	H														
L	H	H														
H	L	H														
H	H	L														

Core Logic

HDL Syntax

Verilog NA2x *inst_name* (Q, A, B);

VHDL..... *inst_name*: NA2x port map (Q, A, B);

Pin Loading

Pin Name	Equivalent Loads				
	NA21	NA22	NA23	NA24	NA26
A	1.0	2.0	3.9	2.0	1.9
B	1.0	2.0	4.0	2.0	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL _{pd} (Eq-load)
NA21	1.0	1.110	0.7
NA22	1.2	1.377	1.2
NA23	1.7	2.434	2.5
NA24	2.2	3.778	8.8
NA26	2.7	4.578	11.5

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	2	5	8	10 (max)
NA21	From: Any Input	t_{PLH}	0.106	0.160	0.313	0.464	0.564
	To: Q	t_{PHL}	0.147	0.216	0.406	0.582	0.696
NA22	Number of Equivalent Loads		1	4	8	13	17 (max)
	From: Any Input	t_{PLH}	0.072	0.153	0.244	0.354	0.444
NA23	To: Q	t_{PHL}	0.101	0.200	0.321	0.466	0.581
	Number of Equivalent Loads		1	8	16	23	31 (max)
NA24	From: Any Input	t_{PLH}	0.050	0.151	0.260	0.350	0.449
	To: Q	t_{PHL}	0.073	0.175	0.273	0.354	0.444
NA26	Number of Equivalent Loads		1	15	30	44	59 (max)
	From: Any Input	t_{PLH}	0.180	0.322	0.470	0.604	0.747
	To: Q	t_{PHL}	0.333	0.492	0.641	0.772	0.909
NA26	Number of Equivalent Loads		1	22	44	65	87 (max)
	From: Any Input	t_{PLH}	0.203	0.348	0.490	0.621	0.756
	To: Q	t_{PHL}	0.230	0.408	0.555	0.685	0.822

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

NA3x is a family of 3-input gates which perform the logical NAND function.

Logic Symbol	Truth Table																				
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>L</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>L</td><td>H</td></tr> <tr> <td>H</td><td>H</td><td>H</td><td>L</td></tr> </tbody> </table>	A	B	C	Q	L	X	X	H	X	L	X	H	X	X	L	H	H	H	H	L
A	B	C	Q																		
L	X	X	H																		
X	L	X	H																		
X	X	L	H																		
H	H	H	L																		

Core Logic

HDL Syntax

Verilog NA3x *inst_name* (Q, A, B, C);

VHDL..... *inst_name*: NA3x port map (Q, A, B, C);

Pin Loading

Pin Name	Equivalent Loads				
	NA31	NA32	NA33	NA34	NA36
A	1.0	2.0	2.0	2.0	2.0
B	1.0	2.0	2.0	2.0	2.0
C	1.0	2.0	2.1	2.0	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL $_{pd}$ (Eq-load)
NA31	1.2	0.913	1.1
NA32	1.7	1.826	2.0
NA33	2.5	3.026	6.2
NA34	2.7	4.226	9.6
NA36	3.0	5.027	12.3

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	2	4	5	7 (max)
NA31	From: Any Input	t_{PLH}	0.138	0.202	0.320	0.377	0.488
	To: Q	t_{PHL}	0.179	0.255	0.396	0.466	0.608
NA32	Number of Equivalent Loads		1	3	6	9	12 (max)
	From: Any Input	t_{PLH}	0.080	0.148	0.237	0.312	0.379
NA33	To: Q	t_{PHL}	0.121	0.203	0.318	0.428	0.534
	Number of Equivalent Loads		1	8	16	23	31 (max)
NA33	From: Any Input	t_{PLH}	0.213	0.355	0.516	0.657	0.818
	To: Q	t_{PHL}	0.257	0.405	0.571	0.713	0.871
NA34	Number of Equivalent Loads		1	15	30	44	59 (max)
	From: Any Input	t_{PLH}	0.214	0.350	0.493	0.629	0.777
NA36	To: Q	t_{PHL}	0.245	0.402	0.546	0.676	0.819
	Number of Equivalent Loads		1	22	44	65	87 (max)
	From: Any Input	t_{PLH}	0.221	0.364	0.495	0.632	0.779
	To: Q	t_{PHL}	0.256	0.422	0.579	0.711	0.838

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

NA4x is a family of 4-input gates which perform the logical NAND function.

Logic Symbol	Truth Table																														
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>L</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>L</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>L</td><td>H</td></tr> <tr> <td>H</td><td>H</td><td>H</td><td>H</td><td>L</td></tr> </tbody> </table>	A	B	C	D	Q	L	X	X	X	H	X	L	X	X	H	X	X	L	X	H	X	X	X	L	H	H	H	H	H	L
A	B	C	D	Q																											
L	X	X	X	H																											
X	L	X	X	H																											
X	X	L	X	H																											
X	X	X	L	H																											
H	H	H	H	L																											

Core Logic

HDL Syntax

Verilog NA4x *inst_name* (Q, A, B, C, D);

VHDL *inst_name*: NA4x port map (Q, A, B, C, D);

Pin Loading

Pin Name	Equivalent Loads				
	NA41	NA42	NA43	NA44	NA46
A	1.0	2.0	2.0	2.0	2.0
B	1.0	2.0	2.0	2.0	2.0
C	1.0	2.1	2.1	2.1	2.1
D	1.0	2.2	2.2	2.2	2.2

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	$E_{QL,pd}$ (Eq-load)
NA41	1.5	1.089	1.4
NA42	2.0	2.178	2.5
NA43	2.7	3.379	6.8
NA44	3.0	4.579	10.1
NA46	3.2	5.379	12.9

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	2	3	4	6 (max)
NA41	From: Any Input	t_{PLH}	0.165	0.229	0.289	0.349	0.482
	To: Q	t_{PHL}	0.203	0.291	0.374	0.454	0.618
NA42	Number of Equivalent Loads		1	2	5	8	10 (max)
	From: Any Input	t_{PLH}	0.106	0.140	0.229	0.316	0.378
NA43	To: Q	t_{PHL}	0.138	0.186	0.316	0.437	0.516
	Number of Equivalent Loads		1	8	16	23	31 (max)
NA44	From: Any Input	t_{PLH}	0.229	0.365	0.529	0.676	0.846
	To: Q	t_{PHL}	0.274	0.424	0.589	0.732	0.894
NA46	Number of Equivalent Loads		1	15	30	44	59 (max)
	From: Any Input	t_{PLH}	0.219	0.360	0.508	0.643	0.785
	To: Q	t_{PHL}	0.264	0.421	0.571	0.706	0.846
NA46	Number of Equivalent Loads		1	22	44	65	87 (max)
	From: Any Input	t_{PLH}	0.243	0.380	0.511	0.647	0.800
	To: Q	t_{PHL}	0.301	0.450	0.597	0.733	0.875

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

NA5x is a family of 5-input gates which perform the logical NAND function.

Logic Symbol	Truth Table																																										
 	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>L</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>L</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>L</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>H</td></tr> <tr> <td>H</td><td>H</td><td>H</td><td>H</td><td>H</td><td>L</td></tr> </tbody> </table>	A	B	C	D	E	Q	L	X	X	X	X	H	X	L	X	X	X	H	X	X	L	X	X	H	X	X	X	L	X	H	X	X	X	X	L	H	H	H	H	H	H	L
A	B	C	D	E	Q																																						
L	X	X	X	X	H																																						
X	L	X	X	X	H																																						
X	X	L	X	X	H																																						
X	X	X	L	X	H																																						
X	X	X	X	L	H																																						
H	H	H	H	H	L																																						

HDL Syntax

Verilog NA5x *inst_name* (Q, A, B, C, D, E);

VHDL *inst_name*: NA5x port map (Q, A, B, C, D, E);

Pin Loading

Pin Name	Equivalent Loads				
	NA51	NA52	NA53	NA54	NA56
A	1.0	1.0	2.0	2.0	2.0
B	1.0	1.0	2.0	2.0	2.0
C	1.0	1.0	2.1	2.0	2.0
D	1.0	1.0	2.1	2.1	2.1
E	1.0	1.0	2.1	2.1	2.1

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
NA51	2.75	2.418	6.5
NA52	2.7	2.818	7.7
NA53	3.8	4.819	9.8
NA54	3.8	5.635	13.4
NA56	4.0	6.435	16.0

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	1	2	4	5 (max)
NA51	From: Any Input	t_{PLH}	0.233	0.233	0.277	0.365	0.408
	To: Q	t_{PHL}	0.312	0.312	0.370	0.472	0.516
NA52	Number of Equivalent Loads		1	4	8	13	17 (max)
	From: Any Input	t_{PLH}	0.268	0.331	0.409	0.504	0.579
NA53	To: Q	t_{PHL}	0.361	0.450	0.545	0.650	0.726
	Number of Equivalent Loads		1	8	16	23	31 (max)
NA54	From: Any Input	t_{PLH}	0.227	0.324	0.429	0.519	0.620
	To: Q	t_{PHL}	0.363	0.513	0.634	0.725	0.819
NA56	Number of Equivalent Loads		1	15	30	44	59 (max)
	From: Any Input	t_{PLH}	0.212	0.359	0.507	0.640	0.781
	To: Q	t_{PHL}	0.294	0.477	0.638	0.775	0.914
NA56	Number of Equivalent Loads		1	22	44	65	87 (max)
	From: Any Input	t_{PLH}	0.223	0.364	0.504	0.637	0.775
	To: Q	t_{PHL}	0.326	0.529	0.683	0.820	0.961

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

NA6x is a family of 6-input gates which perform the logical NAND function.

Logic Symbol		Truth Table																																																														
		<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>Q</th></tr> </thead> <tbody> <tr><td>L</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr><td>X</td><td>L</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr><td>X</td><td>X</td><td>L</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr><td>X</td><td>X</td><td>X</td><td>L</td><td>X</td><td>X</td><td>H</td></tr> <tr><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>X</td><td>H</td></tr> <tr><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>H</td></tr> <tr><td>H</td><td>H</td><td>H</td><td>H</td><td>H</td><td>H</td><td>L</td></tr> </tbody> </table>						A	B	C	D	E	F	Q	L	X	X	X	X	X	H	X	L	X	X	X	X	H	X	X	L	X	X	X	H	X	X	X	L	X	X	H	X	X	X	X	L	X	H	X	X	X	X	X	L	H	H	H	H	H	H	H	L	
A	B	C	D	E	F	Q																																																										
L	X	X	X	X	X	H																																																										
X	L	X	X	X	X	H																																																										
X	X	L	X	X	X	H																																																										
X	X	X	L	X	X	H																																																										
X	X	X	X	L	X	H																																																										
X	X	X	X	X	L	H																																																										
H	H	H	H	H	H	L																																																										
		<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>Q</th></tr> </thead> <tbody> <tr><td>L</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr><td>X</td><td>L</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr><td>X</td><td>X</td><td>L</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr><td>X</td><td>X</td><td>X</td><td>L</td><td>X</td><td>X</td><td>H</td></tr> <tr><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>X</td><td>H</td></tr> <tr><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>H</td></tr> <tr><td>H</td><td>H</td><td>H</td><td>H</td><td>H</td><td>H</td><td>L</td></tr> </tbody> </table>							A	B	C	D	E	F	Q	L	X	X	X	X	X	H	X	L	X	X	X	X	H	X	X	L	X	X	X	H	X	X	X	L	X	X	H	X	X	X	X	L	X	H	X	X	X	X	X	L	H	H	H	H	H	H	H	L
A	B	C	D	E	F	Q																																																										
L	X	X	X	X	X	H																																																										
X	L	X	X	X	X	H																																																										
X	X	L	X	X	X	H																																																										
X	X	X	L	X	X	H																																																										
X	X	X	X	L	X	H																																																										
X	X	X	X	X	L	H																																																										
H	H	H	H	H	H	L																																																										

HDL Syntax

Verilog NA6x *inst_name* (Q, A, B, C, D, E, F);

VHDL *inst_name*: NA6x port map (Q, A, B, C, D, E, F);

Pin Loading

Pin Name	Equivalent Loads				
	NA61	NA62	NA63	NA64	NA66
A	1.0	2.0	2.0	2.0	2.0
B	1.0	2.0	2.0	2.0	2.0
C	1.0	2.0	2.0	2.0	2.0
D	1.0	2.0	2.0	2.0	2.0
E	1.0	2.0	2.1	2.1	2.1
F	1.0	2.1	2.1	2.1	2.1

AMI350LXSC 0.35 micron CMOS Standard Cell
Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
NA61	3.0	2.642	6.8
NA62	3.8	5.283	12.0
NA63	4.0	5.684	13.1
NA64	4.0	6.084	14.2
NA66	4.2	6.884	16.9

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


	Number of Equivalent Loads		1	4	8	13	17 (max)	
	From: Any Input	To: Q	t _{PLH}	t _{PHL}	0.284	0.418	0.590	0.801
NA61	Number of Equivalent Loads		1	8	16	23	31 (max)	
	From: Any Input	t _{PLH}	0.213	0.360	0.522	0.660	0.817	
NA62	Number of Equivalent Loads		1	8	16	23	31 (max)	
	From: Any Input	t _{PHL}	0.288	0.445	0.614	0.757	0.918	
NA63	Number of Equivalent Loads		1	11	22	34	45 (max)	
	From: Any Input	t _{PLH}	0.213	0.351	0.496	0.652	0.793	
NA64	Number of Equivalent Loads		1	15	30	44	59 (max)	
	From: Any Input	t _{PHL}	0.222	0.372	0.512	0.648	0.800	
NA66	Number of Equivalent Loads		1	22	44	65	87 (max)	
	From: Any Input	t _{PLH}	0.241	0.376	0.510	0.643	0.788	
	To: Q	t _{PHL}	0.346	0.552	0.710	0.845	0.975	

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

NA7x is a family of 7-input gates which perform the logical NAND function.

Logic Symbol	Truth Table																																																																								
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>G</th><th>Q</th></tr> </thead> <tbody> <tr><td>L</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr><td>X</td><td>L</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr><td>X</td><td>X</td><td>L</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr><td>X</td><td>X</td><td>X</td><td>L</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>X</td><td>X</td><td>H</td></tr> <tr><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>X</td><td>H</td></tr> <tr><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> <tr><td>H</td><td>H</td><td>H</td><td>H</td><td>H</td><td>H</td><td>H</td><td>L</td></tr> </tbody> </table>	A	B	C	D	E	F	G	Q	L	X	X	X	X	X	X	H	X	L	X	X	X	X	X	H	X	X	L	X	X	X	X	H	X	X	X	L	X	X	X	H	X	X	X	X	L	X	X	H	X	X	X	X	X	L	X	H	X	X	X	X	X	X	X	L	H	H	H	H	H	H	H	L
A	B	C	D	E	F	G	Q																																																																		
L	X	X	X	X	X	X	H																																																																		
X	L	X	X	X	X	X	H																																																																		
X	X	L	X	X	X	X	H																																																																		
X	X	X	L	X	X	X	H																																																																		
X	X	X	X	L	X	X	H																																																																		
X	X	X	X	X	L	X	H																																																																		
X	X	X	X	X	X	X	L																																																																		
H	H	H	H	H	H	H	L																																																																		

HDL Syntax

Verilog NA7x *inst_name* (Q, A, B, C, D, E, F, G);

VHDL..... *inst_name*: NA7x port map (Q, A, B, C, D, E, F, G);

Pin Loading

Pin Name	Equivalent Loads				
	NA71	NA72	NA73	NA74	NA76
A	2.0	2.0	2.0	2.0	2.0
B	2.0	2.0	2.0	2.0	2.0
C	2.0	2.0	2.0	2.0	2.0
D	2.0	2.0	2.0	2.0	2.0
E	2.0	2.0	2.0	2.0	2.0
F	2.1	2.0	2.1	2.1	2.0
G	2.1	2.1	2.1	2.1	2.1

AMI350LXSC 0.35 micron CMOS Standard Cell
Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
NA71	4.8	5.428	10.4
NA72	4.8	6.276	15.5
NA73	5.0	6.676	16.3
NA74	5.2	7.076	17.6
NA76	5.2	7.876	20.2

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process



	Number of Equivalent Loads		1	4	8	13	17 (max)
	From: Any Input	t_{PLH}	0.279	0.413	0.585	0.797	0.964
NA71	To: Q	t_{PHL}	0.427	0.582	0.766	0.982	1.148
	Number of Equivalent Loads		1	8	16	23	31 (max)
NA72	From: Any Input	t_{PLH}	0.258	0.406	0.569	0.710	0.869
	To: Q	t_{PHL}	0.380	0.557	0.731	0.874	1.031
NA73	Number of Equivalent Loads		1	11	22	34	45 (max)
	From: Any Input	t_{PLH}	0.256	0.403	0.550	0.704	0.842
NA74	To: Q	t_{PHL}	0.396	0.590	0.754	0.913	1.048
	Number of Equivalent Loads		1	15	30	44	59 (max)
NA76	From: Any Input	t_{PLH}	0.269	0.414	0.561	0.696	0.838
	To: Q	t_{PHL}	0.406	0.624	0.791	0.928	1.062
	Number of Equivalent Loads		1	22	44	65	87 (max)
	From: Any Input	t_{PLH}	0.280	0.416	0.561	0.700	0.846
	To: Q	t_{PHL}	0.477	0.697	0.858	1.003	1.155

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

NA8x is a family of 8-input gates which perform the logical NAND function.

Logic Symbol		Truth Table								
		A	B	C	D	E	F	G	H	Q
	 	L	X	X	X	X	X	X	X	H
		X	L	X	X	X	X	X	X	H
		X	X	L	X	X	X	X	X	H
		X	X	X	L	X	X	X	X	H
		X	X	X	X	L	X	X	X	H
		X	X	X	X	X	L	X	X	H
		X	X	X	X	X	X	L	X	H
		X	X	X	X	X	X	X	L	H
		H	H	H	H	H	H	H	H	L

HDL Syntax

Verilog NA8x *inst_name* (Q, A, B, C, D, E, F, G, H);

VHDL *inst_name*: NA8x port map (Q, A, B, C, D, E, F, G, H);

Pin Loading

Pin Name	Equivalent Loads				
	NA81	NA82	NA83	NA84	NA86
A	1.1	2.0	2.0	2.0	2.0
B	1.0	2.0	2.0	2.0	2.0
C	1.0	2.0	2.0	2.0	2.0
D	1.0	2.0	2.0	2.0	2.0
E	1.1	2.1	2.1	2.1	2.1
F	1.0	2.1	2.1	2.1	2.1
G	1.0	2.0	2.0	2.0	2.0
H	1.0	2.1	2.1	2.1	2.1

AMI350LXSC 0.35 micron CMOS Standard Cell
Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
NA81	3.8	2.995	7.2
NA82	5.2	6.725	16.4
NA83	5.5	7.125	17.2
NA84	5.5	7.525	18.4
NA86	5.8	8.325	21.1

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	4	8	13	17 (max)		
	From: Any Input	To: Q	t _{PLH}	t _{PHL}	0.303	0.438	0.611	0.822	0.989
NA81	Number of Equivalent Loads		1	8	16	23	31 (max)		
	From: Any Input	To: Q	t _{PLH}	t _{PHL}	0.386	0.530	0.704	0.908	1.065
NA82	Number of Equivalent Loads		1	8	16	23	31 (max)		
	From: Any Input	To: Q	t _{PLH}	t _{PHL}	0.262	0.403	0.567	0.711	0.875
NA83	Number of Equivalent Loads		1	11	22	34	45 (max)		
	From: Any Input	To: Q	t _{PLH}	t _{PHL}	0.396	0.581	0.744	0.905	1.043
NA84	Number of Equivalent Loads		1	15	30	44	59 (max)		
	From: Any Input	To: Q	t _{PLH}	t _{PHL}	0.314	0.468	0.605	0.745	0.900
NA86	Number of Equivalent Loads		1	22	44	65	87 (max)		
	From: Any Input	To: Q	t _{PLH}	t _{PHL}	0.426	0.629	0.786	0.927	1.079
NA86	Number of Equivalent Loads		1	22	44	65	87 (max)		
	From: Any Input	To: Q	t _{PLH}	t _{PHL}	0.292	0.430	0.572	0.706	0.846
					0.470	0.693	0.863	1.001	1.131

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

N02x is a family of 2-input gates which perform the logical NOR function.

Logic Symbol	Truth Table															
 	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>H</td></tr> <tr> <td>L</td><td>H</td><td>L</td></tr> <tr> <td>H</td><td>L</td><td>L</td></tr> <tr> <td>H</td><td>H</td><td>L</td></tr> </tbody> </table>	A	B	Q	L	L	H	L	H	L	H	L	L	H	H	L
A	B	Q														
L	L	H														
L	H	L														
H	L	L														
H	H	L														

HDL Syntax

Verilog NO2x *inst_name* (Q, A, B);

VHDL..... *inst_name*: NO2x port map (Q, A, B);

Pin Loading

Pin Name	Equivalent Loads				
	NO21	NO22	NO23	NO24	NO26
A	1.0	1.9	3.9	1.9	1.9
B	1.0	2.0	3.9	1.9	1.9

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL _{pd} (Eq-load)
NO21	1.0	0.609	0.8
NO22	1.2	1.217	1.2
NO23	1.7	2.434	2.7
NO24	2.2	3.234	9.4
NO26	2.7	4.034	11.5

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	2	5	8	10 (max)
N021	From: Any Input	t_{PLH}	0.154	0.234	0.452	0.676	0.839
	To: Q	t_{PHL}	0.130	0.180	0.319	0.452	0.532
N022	Number of Equivalent Loads		1	4	8	13	17 (max)
	From: Any Input	t_{PLH}	0.099	0.221	0.370	0.556	0.711
N023	To: Q	t_{PHL}	0.105	0.180	0.263	0.365	0.448
	Number of Equivalent Loads		1	8	16	23	31 (max)
N024	From: Any Input	t_{PLH}	0.062	0.190	0.330	0.449	0.583
	To: Q	t_{PHL}	0.073	0.157	0.246	0.320	0.402
N026	Number of Equivalent Loads		1	15	30	44	59 (max)
	From: Any Input	t_{PLH}	0.228	0.371	0.517	0.650	0.792
	To: Q	t_{PHL}	0.205	0.358	0.513	0.646	0.784
N026	Number of Equivalent Loads		1	22	44	65	87 (max)
	From: Any Input	t_{PLH}	0.243	0.396	0.525	0.653	0.797
	To: Q	t_{PHL}	0.306	0.445	0.559	0.694	0.835

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

NO3x is a family of 3-input gates which perform the logical NOR function.

Logic Symbol	Truth Table																				
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>L</td><td>H</td></tr> <tr> <td>H</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>H</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>H</td><td>L</td></tr> </tbody> </table>	A	B	C	Q	L	L	L	H	H	X	X	L	X	H	X	L	X	X	H	L
A	B	C	Q																		
L	L	L	H																		
H	X	X	L																		
X	H	X	L																		
X	X	H	L																		

Core Logic

HDL Syntax

Verilog NO3x *inst_name* (Q, A, B, C);

VHDL..... *inst_name*: NO3x port map (Q, A, B, C);

Pin Loading

Pin Name	Equivalent Loads				
	NO31	NO32	NO33	NO34	NO36
A	1.0	2.0	2.0	2.0	2.0
B	1.0	1.9	1.9	1.9	1.9
C	1.0	2.0	1.9	1.9	1.9

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
NO31	1.2	0.817	1.3
NO32	1.2	1.633	2.2
NO33	2.0	2.594	6.5
NO34	2.5	3.555	10.4
NO36	3.0	4.195	12.4

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	2	4	5	7 (max)
N031	From: Any Input	t_{PLH}	0.198	0.306	0.512	0.614	0.820
	To: Q	t_{PHL}	0.159	0.213	0.313	0.361	0.455
N032	Number of Equivalent Loads		1	3	6	9	12 (max)
	From: Any Input	t_{PLH}	0.123	0.222	0.367	0.511	0.655
N033	To: Q	t_{PHL}	0.107	0.175	0.258	0.328	0.391
	Number of Equivalent Loads		1	8	16	23	31 (max)
N034	From: Any Input	t_{PLH}	0.277	0.414	0.571	0.712	0.879
	To: Q	t_{PHL}	0.249	0.407	0.574	0.717	0.877
N036	Number of Equivalent Loads		1	15	30	44	59 (max)
	From: Any Input	t_{PLH}	0.291	0.432	0.579	0.712	0.850
	To: Q	t_{PHL}	0.232	0.381	0.529	0.662	0.803
N036	Number of Equivalent Loads		1	22	44	65	87 (max)
	From: Any Input	t_{PLH}	0.291	0.425	0.587	0.726	0.845
	To: Q	t_{PHL}	0.257	0.416	0.561	0.695	0.834

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

NO4x is a family of 4-input gates which perform the logical NOR function.

Logic Symbol	Truth Table																														
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>L</td><td>L</td><td>H</td></tr> <tr> <td>H</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>H</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>H</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>H</td><td>L</td></tr> </tbody> </table>	A	B	C	D	Q	L	L	L	L	H	H	X	X	X	L	X	H	X	X	L	X	X	H	X	L	X	X	X	H	L
A	B	C	D	Q																											
L	L	L	L	H																											
H	X	X	X	L																											
X	H	X	X	L																											
X	X	H	X	L																											
X	X	X	H	L																											

Core Logic

HDL Syntax

Verilog NO4x *inst_name* (Q, A, B, C, D);

VHDL..... *inst_name*: NO4x port map (Q, A, B, C, D);

Pin Loading

Pin Name	Equivalent Loads				
	NO41	NO42	NO43	NO44	NO46
A	1.0	1.0	2.0	2.1	2.0
B	1.1	1.0	2.1	2.0	2.1
C	1.0	1.0	2.1	2.0	2.1
D	1.0	1.0	2.1	1.9	2.1

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
NO41	1.5	0.961	1.6
NO42	2.5	1.922	6.0
NO43	3.0	2.883	6.9
NO44	4.2	3.844	12.1
NO46	3.5	4.483	17.2

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Number of Equivalent Loads		1	2	3	4	6 (max)
N041	From: Any Input	t_{PLH}	0.213	0.337	0.460	0.585
	To: Q	t_{PHL}	0.173	0.235	0.291	0.346
Number of Equivalent Loads		1	4	8	13	17 (max)
N042	From: Any Input	t_{PLH}	0.302	0.434	0.607	0.819
	To: Q	t_{PHL}	0.299	0.438	0.608	0.810
Number of Equivalent Loads		1	8	16	23	31 (max)
N043	From: Any Input	t_{PLH}	0.285	0.435	0.596	0.733
	To: Q	t_{PHL}	0.383	0.538	0.702	0.840
Number of Equivalent Loads		1	15	30	44	59 (max)
N044	From: Any Input	t_{PLH}	0.328	0.430	0.568	0.701
	To: Q	t_{PHL}	0.255	0.408	0.553	0.690
Number of Equivalent Loads		1	22	44	65	87 (max)
N046	From: Any Input	t_{PLH}	0.328	0.475	0.603	0.734
	To: Q	t_{PHL}	0.255	0.402	0.543	0.681

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

NO5x is a family of 5-input gates which perform the logical NOR function.

Logic Symbol	Truth Table																																										
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>L</td><td>L</td><td>L</td><td>H</td></tr> <tr> <td>H</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>H</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>H</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>H</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>H</td><td>L</td></tr> </tbody> </table>	A	B	C	D	E	Q	L	L	L	L	L	H	H	X	X	X	X	L	X	H	X	X	X	L	X	X	H	X	X	L	X	X	X	H	X	L	X	X	X	X	H	L
A	B	C	D	E	Q																																						
L	L	L	L	L	H																																						
H	X	X	X	X	L																																						
X	H	X	X	X	L																																						
X	X	H	X	X	L																																						
X	X	X	H	X	L																																						
X	X	X	X	H	L																																						

Core Logic

HDL Syntax

Verilog NO5x *inst_name* (Q, A, B, C, D, E);

VHDL..... *inst_name*: NO5x port map (Q, A, B, C, D, E);

Pin Loading

Pin Name	Equivalent Loads				
	NO51	NO52	NO53	NO54	NO56
A	1.0	1.0	2.0	1.9	1.9
B	1.0	1.0	1.9	1.9	1.9
C	1.0	1.0	2.0	1.9	2.0
D	1.0	1.0	2.0	1.9	1.9
E	1.0	1.0	1.9	1.9	1.9

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static IDD (TJ = 85°C) (nA)	EQLpd (Eq-load)
NO51	2.7	2.122	6.4
NO52	2.7	2.442	7.6
NO53	3.0	4.187	10.0
NO54	3.5	4.883	13.5
NO56	3.8	5.524	16.4

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	1	2	4	5 (max)
N051	From: Any Input	t_{PLH}	0.300	0.300	0.346	0.432	0.474
	To: Q	t_{PHL}	0.307	0.307	0.355	0.439	0.477
N052	Number of Equivalent Loads		1	4	8	13	17 (max)
	From: Any Input	t_{PLH}	0.303	0.369	0.449	0.545	0.619
N053	To: Q	t_{PHL}	0.307	0.382	0.468	0.565	0.638
N053	Number of Equivalent Loads		1	8	16	23	31 (max)
	From: Any Input	t_{PLH}	0.267	0.367	0.475	0.567	0.670
N054	To: Q	t_{PHL}	0.293	0.414	0.529	0.622	0.724
N056	Number of Equivalent Loads		1	22	44	65	87 (max)
	From: Any Input	t_{PLH}	0.283	0.416	0.552	0.686	0.831
	To: Q	t_{PHL}	0.263	0.443	0.589	0.721	0.858

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

ON1x is a family of OR-NAND circuits consisting of two 2-input OR gates into a 2-input NAND gate.

Logic Symbol	Truth Table																				
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>L</td><td>L</td><td>H</td></tr> <tr> <td colspan="4">All other combinations</td><td>L</td></tr> </tbody> </table>	A	B	C	D	Q	L	L	X	X	H	X	X	L	L	H	All other combinations				L
A	B	C	D	Q																	
L	L	X	X	H																	
X	X	L	L	H																	
All other combinations				L																	

HDL Syntax

Verilog ON1x *inst_name* (Q, A, B, C, D);

VHDL..... *inst_name*: ON1x port map (Q, A, B, C, D);

Pin Loading

Pin Name	Equivalent Loads			
	ON11	ON12	ON14	ON16
A	1.0	1.0	1.0	2.0
B	1.0	1.0	1.0	1.9
C	1.1	1.0	1.0	1.9
D	1.0	1.0	1.0	1.9

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	$E_{QL,pd}$ (Eq-load)
ON11	1.5	0.721	2.0
ON12	2.5	2.146	6.1
ON14	2.5	2.466	7.4
ON16	3.0	4.931	13.4

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	2	5	8	10 (max)
ON11	From: Any Input	t_{PLH}	0.196	0.291	0.560	0.830	1.015
	To: Q	t_{PHL}	0.169	0.239	0.435	0.610	0.715
ON12	Number of Equivalent Loads		1	4	8	13	17 (max)
	From: Any Input	t_{PLH}	0.281	0.413	0.585	0.798	0.967
ON14	To: Q	t_{PHL}	0.312	0.452	0.628	0.838	1.002
	Number of Equivalent Loads		1	8	16	23	31 (max)
ON16	From: Any Input	t_{PLH}	0.286	0.426	0.588	0.732	0.897
	To: Q	t_{PHL}	0.330	0.506	0.679	0.821	0.977
Number of Equivalent Loads		1	15	30	44	59 (max)	
ON16	From: Any Input	t_{PLH}	0.244	0.396	0.535	0.665	0.813
	To: Q	t_{PHL}	0.272	0.461	0.616	0.752	0.895

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

ON2x is a family of OR-NAND circuits consisting of one 2-input OR and a direct input into a 2-input NAND gate.

Core Logic	Logic Symbol	Truth Table																
		<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>L</td> <td>H</td> </tr> <tr> <td colspan="3">All other combinations</td> <td>L</td> </tr> </tbody> </table>	A	B	C	Q	L	L	X	H	X	X	L	H	All other combinations			L
A	B	C	Q															
L	L	X	H															
X	X	L	H															
All other combinations			L															

HDL Syntax

Verilog ON2x *inst_name* (Q, A, B, C);

VHDL *inst_name*: ON2x port map (Q, A, B, C);

Pin Loading

Pin Name	Equivalent Loads			
	ON21	ON22	ON24	ON26
A	1.0	1.0	1.0	1.9
B	1.0	1.0	1.0	1.9
C	1.0	1.0	1.0	1.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
ON21	1.2	0.745	1.5
ON22	2.2	1.858	5.7
ON24	2.2	2.178	7.0
ON26	2.7	4.035	12.5

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Number of Equivalent Loads		1	2	5	8	10 (max)
ON21	From: Any Input	t_{PLH}	0.197	0.292	0.567	0.842
	To: Q	t_{PHL}	0.174	0.248	0.445	0.619
Number of Equivalent Loads		1	4	8	13	17 (max)
ON22	From: Any Input	t_{PLH}	0.299	0.422	0.587	0.798
	To: Q	t_{PHL}	0.313	0.458	0.632	0.836
Number of Equivalent Loads		1	8	16	23	31 (max)
ON24	From: Any Input	t_{PLH}	0.289	0.424	0.584	0.727
	To: Q	t_{PHL}	0.322	0.496	0.669	0.811
Number of Equivalent Loads		1	15	30	44	59 (max)
ON26	From: Any Input	t_{PLH}	0.255	0.393	0.541	0.675
	To: Q	t_{PHL}	0.269	0.452	0.611	0.747

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

ON3x is a family of OR-NAND circuits consisting of a 2-input OR gate and two direct inputs into a 3-input NAND gate.

Logic Symbol	Truth Table																									
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>L</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>L</td><td>H</td></tr> <tr> <td colspan="4">All other combinations</td><td>L</td></tr> </tbody> </table>	A	B	C	D	Q	L	L	X	X	H	X	X	L	X	H	X	X	X	L	H	All other combinations				L
A	B	C	D	Q																						
L	L	X	X	H																						
X	X	L	X	H																						
X	X	X	L	H																						
All other combinations				L																						

HDL Syntax

Verilog ON3x *inst_name* (Q, A, B, C, D);

VHDL..... *inst_name*: ON3x port map (Q, A, B, C, D);

Pin Loading

Pin Name	Equivalent Loads			
	ON31	ON32	ON34	ON36
A	1.0	1.0	1.0	2.0
B	1.0	1.0	1.0	1.9
C	1.1	1.0	1.0	2.0
D	1.0	1.0	1.0	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	$E_{QL,pd}$ (Eq-load)
ON31	1.5	0.985	1.8
ON32	2.5	1.922	6.0
ON34	2.5	2.322	7.1
ON36	3.2	4.643	13.3

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Number of Equivalent Loads		1	2	4	5	7 (max)
ON31	From: Any Input	t_{PLH}	0.232	0.339	0.547	0.653
	To: Q	t_{PHL}	0.214	0.290	0.424	0.490
Number of Equivalent Loads		1	4	8	13	17 (max)
ON32	From: Any Input	t_{PLH}	0.286	0.413	0.586	0.804
	To: Q	t_{PHL}	0.315	0.460	0.634	0.839
Number of Equivalent Loads		1	8	16	23	31 (max)
ON34	From: Any Input	t_{PLH}	0.282	0.431	0.592	0.730
	To: Q	t_{PHL}	0.326	0.507	0.679	0.817
Number of Equivalent Loads		1	15	30	44	59 (max)
ON36	From: Any Input	t_{PLH}	0.242	0.385	0.534	0.670
	To: Q	t_{PHL}	0.293	0.459	0.606	0.740

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

ON4x is a family of OR-NAND circuits consisting of one 3-input OR gate into and a direct input into a 2-input NAND gate.

Logic Symbol	Truth Table																				
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>D</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>L</td> <td>H</td> </tr> <tr> <td colspan="4">All other combinations</td> <td>L</td> </tr> </tbody> </table>	A	B	C	D	Q	L	L	L	X	H	X	X	X	L	H	All other combinations				L
A	B	C	D	Q																	
L	L	L	X	H																	
X	X	X	L	H																	
All other combinations				L																	

HDL Syntax

Verilog ON4x *inst_name* (Q, A, B, C, D);

VHDL..... *inst_name*: ON4x port map (Q, A, B, C, D);

Pin Loading

Pin Name	Equivalent Loads			
	ON41	ON42	ON44	ON46
A	1.0	1.1	1.1	2.0
B	1.0	1.1	1.1	1.9
C	1.0	1.0	1.0	1.9
D	1.0	1.0	1.0	1.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	$E_{QL,pd}$ (Eq-load)
ON41	1.5	0.785	2.1
ON42	2.5	2.066	6.2
ON44	2.5	2.386	7.4
ON46	3.0	4.451	13.3

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Number of Equivalent Loads		1	2	4	5	7 (max)
ON41	From: Any Input	t_{PLH}	0.255	0.374	0.608	0.726
	To: Q	t_{PHL}	0.192	0.266	0.405	0.473
Number of Equivalent Loads		1	4	8	13	17 (max)
ON42	From: Any Input	t_{PLH}	0.349	0.479	0.650	0.863
	To: Q	t_{PHL}	0.368	0.503	0.669	0.873
Number of Equivalent Loads		1	8	16	23	31 (max)
ON44	From: Any Input	t_{PLH}	0.354	0.494	0.653	0.792
	To: Q	t_{PHL}	0.364	0.539	0.712	0.855
Number of Equivalent Loads		1	15	30	44	59 (max)
ON46	From: Any Input	t_{PLH}	0.290	0.444	0.590	0.719
	To: Q	t_{PHL}	0.286	0.474	0.636	0.770

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

ON5x is a family of OR-NAND circuits consisting of one 3-input OR gate and one 2-input OR gate into a 2-input NAND gate.

Logic Symbol	Truth Table																								
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>L</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>L</td><td>L</td><td>H</td></tr> <tr> <td colspan="5">All other combinations</td><td>L</td></tr> </tbody> </table>	A	B	C	D	E	Q	L	L	L	X	X	H	X	X	X	L	L	H	All other combinations					L
A	B	C	D	E	Q																				
L	L	L	X	X	H																				
X	X	X	L	L	H																				
All other combinations					L																				

HDL Syntax

Verilog ON5x *inst_name* (Q, A, B, C, D, E);

VHDL *inst_name*: ON5x port map (Q, A, B, C, D, E);

Pin Loading

Pin Name	Equivalent Loads		
	ON52	ON54	ON56
A	1.1	1.1	2.0
B	1.1	1.1	1.9
C	1.0	1.0	1.9
D	1.0	1.0	1.9
E	1.0	1.0	1.9

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
ON52	2.7	2.354	6.4
ON54	2.7	2.674	7.7
ON56	3.2	5.347	14.2

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

Number of Equivalent Loads		1	4	8	13	17 (max)
ON52	From: Any Input	t_{PLH}	0.348	0.483	0.657	0.869
	To: Q	t_{PHL}	0.353	0.490	0.664	0.876
Number of Equivalent Loads		1	8	16	23	31 (max)
ON54	From: Any Input	t_{PLH}	0.347	0.484	0.644	0.786
	To: Q	t_{PHL}	0.360	0.540	0.713	0.852
Number of Equivalent Loads		1	15	30	44	59 (max)
ON56	From: Any Input	t_{PLH}	0.288	0.429	0.576	0.712
	To: Q	t_{PHL}	0.290	0.471	0.626	0.759

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

ON6x is a family of OR-NAND circuits consisting of two 3-input OR gates into a 2-input NAND gate.

Logic Symbol	Truth Table																												
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>L</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>L</td><td>L</td><td>L</td><td>H</td></tr> <tr> <td colspan="6">All other combinations</td><td>L</td></tr> </tbody> </table>	A	B	C	D	E	F	Q	L	L	L	X	X	X	H	X	X	X	L	L	L	H	All other combinations						L
A	B	C	D	E	F	Q																							
L	L	L	X	X	X	H																							
X	X	X	L	L	L	H																							
All other combinations						L																							

HDL Syntax

Verilog ON6x *inst_name* (Q, A, B, C, D, E, F);
 VHDL..... *inst_name*: ON6x port map (Q, A, B, C, D, E, F);

Pin Loading

Pin Name	Equivalent Loads		
	ON62	ON64	ON66
A	1.1	1.1	2.0
B	1.1	1.1	2.0
C	1.0	1.0	2.0
D	1.0	1.0	1.9
E	1.1	1.1	1.9
F	1.0	1.1	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
ON62	3.0	2.563	7.0
ON64	3.0	2.883	8.3
ON66	3.8	5.764	14.9

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


		Number of Equivalent Loads		1	4	8	13	17 (max)
ON62	From: Any Input		t_{PLH}	0.363	0.490	0.661	0.875	1.046
	To:	Q	t_{PHL}	0.354	0.496	0.671	0.879	1.041
ON64	Number of Equivalent Loads		1	8	16	23	31 (max)	
	From: Any Input		t_{PLH}	0.371	0.507	0.671	0.817	0.987
ON66	To:		t_{PHL}	0.294	0.481	0.657	0.797	0.949
	Number of Equivalent Loads		1	15	30	44	59 (max)	
ON66	From: Any Input		t_{PLH}	0.294	0.434	0.576	0.712	0.862
	To:	Q	t_{PHL}	0.288	0.471	0.631	0.766	0.900

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

ON7x is a family of OR-NAND circuits consisting of one 3-input OR gate a two direct inputs into a 3-input NAND gate.

Logic Symbol	Truth Table	Pin Loading																																			
		A	B	C	D	E	Q																														
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>L</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>L</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>H</td></tr> <tr> <td colspan="5">All other combinations</td><td>L</td></tr> </tbody> </table>	A	B	C	D	E	Q	L	L	L	X	X	H	X	X	X	L	X	H	X	X	X	X	L	H	All other combinations					L	A	1.0				
A	B	C	D	E	Q																																
L	L	L	X	X	H																																
X	X	X	L	X	H																																
X	X	X	X	L	H																																
All other combinations					L																																
		B	1.0																																		
		C	1.0																																		
		D	1.0																																		
		E	1.0																																		

HDL Syntax

Verilog ON7x *inst_name* (Q, A, B, C, D, E);

VHDL..... *inst_name*: ON7x port map (Q, A, B, C, D, E);

Pin Loading

Pin Name	Equivalent Loads		
	ON72	ON74	ON76
A	1.0	1.0	2.0
B	1.0	1.0	1.9
C	1.0	1.0	1.9
D	1.0	1.0	1.9
E	1.0	1.0	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
ON72	2.7	2.122	6.4
ON74	2.7	2.442	7.6
ON76	3.5	4.883	14.0

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

		Number of Equivalent Loads		1	4	8	13	17 (max)
ON72	From: Any Input		t_{PLH}	0.349	0.484	0.657	0.869	1.037
	To:	Q	t_{PHL}	0.348	0.491	0.666	0.874	1.034
ON74	Number of Equivalent Loads		1	8	16	23	31 (max)	
	From: Any Input		t_{PLH}	0.349	0.506	0.666	0.800	0.947
ON76	To:		t_{PHL}	0.352	0.536	0.710	0.851	1.004
	Number of Equivalent Loads		1	15	30	44	59 (max)	
ON76	From: Any Input		t_{PLH}	0.288	0.430	0.581	0.716	0.859
	To:	Q	t_{PHL}	0.326	0.514	0.682	0.823	0.961

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

ON8x is a family of OR-NAND circuits consisting of two 2-input OR gates and a direct input into a 3-input NAND gate.

Logic Symbol	Truth Table																														
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>L</td><td>L</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>H</td></tr> <tr> <td colspan="5">All other combinations</td><td>L</td></tr> </tbody> </table>	A	B	C	D	E	Q	L	L	X	X	X	H	X	X	L	L	X	H	X	X	X	X	L	H	All other combinations					L
A	B	C	D	E	Q																										
L	L	X	X	X	H																										
X	X	L	L	X	H																										
X	X	X	X	L	H																										
All other combinations					L																										

HDL Syntax

Verilog ON8x *inst_name* (Q, A, B, C, D, E);

VHDL..... *inst_name*: ON8x port map (Q, A, B, C, D, E);

Pin Loading

Pin Name	Equivalent Loads		
	ON82	ON84	ON86
A	1.0	1.0	1.9
B	1.0	1.0	1.9
C	1.1	1.0	2.0
D	1.0	1.0	1.9
E	1.0	1.1	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
ON82	3.5	2.675	8.2
ON84	3.5	2.995	9.5
ON86	3.8	5.988	16.9

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	4	8	13	17 (max)
ON82	From: Any Input	t_{PLH}	0.308	0.446	0.626	0.844	1.016
	To: Q	t_{PHL}	0.373	0.540	0.727	0.935	1.090
ON84	Number of Equivalent Loads		1	8	16	23	31 (max)
	From: Any Input	t_{PLH}	0.327	0.468	0.628	0.769	0.929
ON86	To: Q	t_{PHL}	0.400	0.598	0.785	0.934	1.095
	Number of Equivalent Loads		1	15	30	44	59 (max)
ON86	From: Any Input	t_{PLH}	0.270	0.420	0.564	0.693	0.826
	To: Q	t_{PHL}	0.335	0.539	0.696	0.836	0.992

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

ON9x is a family of OR-NAND circuits consisting of one 3-input OR gate, one 2-input OR gate, and a direct input into a 3-input NAND gate.

Logic Symbol	Truth Table																																			
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>L</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>L</td><td>L</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>H</td></tr> <tr> <td align="center" colspan="6">All other combinations</td><td>L</td></tr> </tbody> </table>	A	B	C	D	E	F	Q	L	L	L	X	X	X	H	X	X	X	L	L	X	H	X	X	X	X	X	L	H	All other combinations						L
A	B	C	D	E	F	Q																														
L	L	L	X	X	X	H																														
X	X	X	L	L	X	H																														
X	X	X	X	X	L	H																														
All other combinations						L																														

HDL Syntax

Verilog ON9x *inst_name* (Q, A, B, C, D, E, F);
VHDL..... *inst_name*: ON9x port map (Q, A, B, C, D, E, F);

Pin Loading

Pin Name	Equivalent Loads		
	ON92	ON94	ON96
A	1.0	1.0	2.0
B	1.1	1.0	2.0
C	1.0	1.0	1.9
D	1.0	1.0	1.9
E	1.0	1.0	1.9
F	1.0	1.0	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
ON92	3.8	2.883	8.7
ON94	3.8	3.203	9.9
ON96	4.2	6.404	17.9

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


	Number of Equivalent Loads		1	4	8	13	17 (max)
ON92	From: Any Input	t_{PLH}	0.394	0.520	0.691	0.906	1.078
	To: Q	t_{PHL}	0.408	0.571	0.758	0.969	1.128
ON94	Number of Equivalent Loads		1	8	16	23	31 (max)
	From: Any Input	t_{PLH}	0.396	0.538	0.700	0.841	1.003
ON96	From: Any Input		0.428	0.636	0.821	0.966	1.120
	From: Any Input	t_{PLH}	0.316	0.461	0.612	0.746	0.884
ON96	To: Q	t_{PHL}	0.367	0.573	0.735	0.880	1.021

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

ONAx is a family of OR-NAND circuits consisting of two 3-input OR gates and a direct input into a 3-input NAND gate.

Logic Symbol	Truth Table																																								
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>G</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>L</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>L</td><td>L</td><td>L</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>H</td></tr> <tr> <td align="center" colspan="7">All other combinations</td><td>L</td></tr> </tbody> </table>	A	B	C	D	E	F	G	Q	L	L	L	X	X	X	X	H	X	X	X	L	L	L	X	H	X	X	X	X	X	X	L	H	All other combinations							L
A	B	C	D	E	F	G	Q																																		
L	L	L	X	X	X	X	H																																		
X	X	X	L	L	L	X	H																																		
X	X	X	X	X	X	L	H																																		
All other combinations							L																																		

HDL Syntax

Verilog ONAx *inst_name* (Q, A, B, C, D, E, F, G);

VHDL *inst_name*: ONAx port map (Q, A, B, C, D, E, F, G);

Pin Loading

Pin Name	Equivalent Loads		
	ONA2	ONA4	ONA6
A	1.0	1.0	2.0
B	1.1	1.1	2.0
C	1.0	1.0	1.9
D	1.1	1.1	2.0
E	1.1	1.1	2.0
F	1.0	1.0	1.9
G	1.0	1.0	1.9

AMI350LXSC 0.35 micron CMOS Standard Cell
Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
ONA2	4.0	3.091	9.2
ONA4	4.0	3.411	10.5
ONA6	4.8	6.821	18.9

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


	Number of Equivalent Loads		1	4	8	13	17 (max)
	From: Any Input	t_{PLH}	0.397	0.525	0.694	0.905	1.075
ONA2	To: Q	t_{PHL}	0.421	0.573	0.749	0.957	1.118
	Number of Equivalent Loads		1	8	16	23	31 (max)
ONA4	From: Any Input	t_{PLH}	0.390	0.531	0.691	0.832	0.992
	To: Q	t_{PHL}	0.433	0.641	0.825	0.970	1.123
ONA6	Number of Equivalent Loads		1	15	30	44	59 (max)
	From: Any Input	t_{PLH}	0.321	0.451	0.591	0.729	0.900
	To: Q	t_{PHL}	0.374	0.573	0.725	0.862	1.010

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

ONBx is a family of OR-NAND circuits consisting of three 2-input OR gates into a 3-input NAND gate.

Logic Symbol	Truth Table																																			
	<table border="1"><thead><tr><th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>Q</th></tr></thead><tbody><tr><td>L</td><td>L</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td></tr><tr><td>X</td><td>X</td><td>L</td><td>L</td><td>X</td><td>X</td><td>H</td></tr><tr><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>L</td><td>H</td></tr><tr><td colspan="6">All other combinations</td><td>L</td></tr></tbody></table>	A	B	C	D	E	F	Q	L	L	X	X	X	X	H	X	X	L	L	X	X	H	X	X	X	X	L	L	H	All other combinations						L
A	B	C	D	E	F	Q																														
L	L	X	X	X	X	H																														
X	X	L	L	X	X	H																														
X	X	X	X	L	L	H																														
All other combinations						L																														

HDL Syntax

Verilog ONBx *inst_name* (Q, A, B, C, D, E, F);
VHDL *inst_name*: ONBx port map (Q, A, B, C, D, E, F)

Pin Loading

Pin Name	Equivalent Loads		
	ONB2	ONB4	ONB6
A	1.1	1.1	2.0
B	1.0	1.0	1.9
C	1.1	1.1	2.0
D	1.0	1.0	1.9
E	1.0	1.0	1.9
F	1.0	1.0	1.9

AMI350LXSC 0.35 micron CMOS Standard Cell
Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
ONB2	3.5	2.963	8.5
ONB4	3.5	3.283	9.8
ONB6	4.2	6.564	17.6

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


	Number of Equivalent Loads		1	4	8	13	17 (max)
	From: Any Input	t_{PLH}	0.324	0.451	0.621	0.835	1.007
ONB2	To: Q		0.375	0.536	0.721	0.931	1.089
	Number of Equivalent Loads		1	8	16	23	31 (max)
ONB4	From: Any Input		0.326	0.466	0.625	0.764	0.922
	To: Q		0.394	0.600	0.783	0.926	1.078
ONB6	Number of Equivalent Loads		1	15	30	44	59 (max)
	From: Any Input		0.282	0.410	0.553	0.691	0.831
	To: Q		0.329	0.539	0.704	0.842	0.981

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

ONCx is a family of OR-NAND circuits consisting of one 3-input OR gate and two 2-input OR gates into a 3-input NAND gate.

Logic Symbol	Truth Table																																								
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>G</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>L</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>L</td><td>L</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>L</td><td>H</td></tr> <tr> <td colspan="7">All other combinations</td><td>L</td></tr> </tbody> </table>	A	B	C	D	E	F	G	Q	L	L	L	X	X	X	X	H	X	X	X	L	L	X	X	H	X	X	X	X	X	L	L	H	All other combinations							L
A	B	C	D	E	F	G	Q																																		
L	L	L	X	X	X	X	H																																		
X	X	X	L	L	X	X	H																																		
X	X	X	X	X	L	L	H																																		
All other combinations							L																																		

HDL Syntax

Verilog ONCx *inst_name* (Q, A, B, C, D, E, F, G);

VHDL..... *inst_name*: ONCx port map (Q, A, B, C, D, E, F, G);

Pin Loading

Pin Name	Equivalent Loads		
	ONC2	ONC4	ONC6
A	1.0	1.0	2.0
B	1.1	1.1	2.0
C	1.0	1.0	1.9
D	1.0	1.1	2.0
E	1.0	1.0	1.9
F	1.1	1.0	1.9
G	1.1	1.0	1.9

AMI350LXSC 0.35 micron CMOS Standard Cell
Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
ONC2	4.0	3.171	9.0
ONC4	3.8	3.491	10.3
ONC6	4.8	6.981	18.3

a. See page 2-13 for power equation.

Propagation Delays (ns)


Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	4	8	13	17 (max)
	From: Any Input	t_{PLH}	0.394	0.520	0.691	0.905	1.077
ONC2	To: Q	t_{PHL}	0.406	0.568	0.754	0.966	1.126
	Number of Equivalent Loads		1	8	16	23	31 (max)
ONC4	From: Any Input	t_{PLH}	0.387	0.534	0.694	0.831	0.986
	To: Q	t_{PHL}	0.422	0.629	0.815	0.961	1.115
ONC6	Number of Equivalent Loads		1	15	30	44	59 (max)
	From: Any Input	t_{PLH}	0.321	0.457	0.602	0.739	0.886
	To: Q	t_{PHL}	0.353	0.561	0.728	0.870	1.018

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell
Description

ONDx is a family of OR-NAND circuits consisting of two 3-input OR gates and one 2-input OR gate into a 3-input NAND gate.

Core Logic	Logic Symbol	Truth Table																																													
		<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>G</th><th>H</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>L</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>L</td><td>L</td><td>L</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>H</td></tr> <tr> <td align="center" colspan="8">All other combinations</td><td>L</td></tr> </tbody> </table>	A	B	C	D	E	F	G	H	Q	L	L	L	X	X	X	X	X	H	X	X	X	L	L	L	X	X	H	X	X	X	X	X	X	X	L	H	All other combinations								L
A	B	C	D	E	F	G	H	Q																																							
L	L	L	X	X	X	X	X	H																																							
X	X	X	L	L	L	X	X	H																																							
X	X	X	X	X	X	X	L	H																																							
All other combinations								L																																							

HDL Syntax

Verilog ONDx *inst_name* (Q, A, B, C, D, E, F, G, H);

VHDL..... *inst_name*: ONDx port map (Q, A, B, C, D, E, F, G, H);

Pin Loading

Pin Name	Equivalent Loads		
	OND2	OND4	OND6
A	1.1	1.0	2.0
B	1.1	1.1	2.0
C	1.0	1.0	1.9
D	1.1	1.1	2.0
E	1.1	1.0	2.0
F	1.0	1.0	1.9
G	1.0	1.0	1.9
H	1.0	1.0	2.0

AMI350LXSC 0.35 micron CMOS Standard Cell
Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
OND2	4.2	3.379	9.5
OND4	4.2	3.700	10.7
OND6	4.8	7.397	19.2

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	4	8	13	17 (max)
	From: Any Input	t_{PLH}	0.387	0.513	0.684	0.897	1.069
OND2	To: Q	t_{PHL}	0.401	0.564	0.745	0.954	1.118
	Number of Equivalent Loads		1	8	16	23	31 (max)
OND4	From: Any Input	t_{PLH}	0.389	0.540	0.701	0.837	0.990
	To: Q	t_{PHL}	0.423	0.632	0.816	0.958	1.109
OND6	Number of Equivalent Loads		1	15	30	44	59 (max)
	From: Any Input	t_{PLH}	0.316	0.465	0.607	0.738	0.886
	To: Q	t_{PHL}	0.387	0.612	0.779	0.929	1.085

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

ONEx is a family of OR-NAND circuits consisting of three 3-input OR gates into a 3-input NAND gate.

Logic Symbol	Truth Table																																																		
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>G</th><th>H</th><th>I</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>L</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>L</td><td>L</td><td>L</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>L</td><td>L</td><td>H</td></tr> <tr> <td colspan="9">All other combinations</td><td>L</td></tr> </tbody> </table>	A	B	C	D	E	F	G	H	I	Q	L	L	L	X	X	X	X	X	X	H	X	X	X	L	L	L	X	X	X	H	X	X	X	X	X	X	L	L	L	H	All other combinations									L
A	B	C	D	E	F	G	H	I	Q																																										
L	L	L	X	X	X	X	X	X	H																																										
X	X	X	L	L	L	X	X	X	H																																										
X	X	X	X	X	X	L	L	L	H																																										
All other combinations									L																																										

HDL Syntax

Verilog ONEx *inst_name* (Q, A, B, C, D, E, F, G, H, I);

VHDL..... *inst_name*: ONEx port map (Q, A, B, C, D, E, F, G, H, I);

Pin Loading

Pin Name	Equivalent Loads		
	ONE2	ONE4	ONE6
A	1.0	1.0	2.0
B	1.0	1.1	2.0
C	1.0	1.0	1.9
D	1.1	1.1	2.0
E	1.1	1.1	2.0
F	1.0	1.0	1.9
G	1.1	1.1	2.0
H	1.1	1.1	2.0
I	1.0	1.0	2.0

AMI350LXSC 0.35 micron CMOS Standard Cell
Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL _{pd} (Eq-load)
ONE2	4.5	3.588	9.9
ONE4	4.5	3.908	11.2
ONE6	5.2	7.813	20.1

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: $T_J = 25^\circ C$, $V_{DD} = 3.3V$, Typical Process

	Number of Equivalent Loads		1	4	8	13	17 (max)
	From: Any Input	t_{PLH}	0.397	0.530	0.701	0.909	1.074
ONE2	To: Q	t_{PHL}	0.406	0.568	0.752	0.961	1.118
	Number of Equivalent Loads		1	8	16	23	31 (max)
ONE4	From: Any Input	t_{PLH}	0.399	0.534	0.692	0.834	0.997
	To: Q	t_{PHL}	0.427	0.627	0.809	0.954	1.108
ONE6	Number of Equivalent Loads		1	15	30	44	59 (max)
	From: Any Input	t_{PLH}	0.356	0.472	0.610	0.742	0.883
	To: Q	t_{PHL}	0.349	0.563	0.731	0.874	1.018

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

OR2x is a family of 2-input gates which perform the logical OR function.

Logic Symbol	Truth Table															
 	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	B	Q	L	L	L	L	H	H	H	L	H	H	H	H
A	B	Q														
L	L	L														
L	H	H														
H	L	H														
H	H	H														

Core Logic

HDL Syntax

Verilog OR2x *inst_name* (Q, A, B);

VHDL..... *inst_name*: OR2x port map (Q, A, B);

Pin Loading

Pin Name	Equivalent Loads			
	OR21	OR22	OR24	OR26
A	1.0	1.0	2.0	2.0
B	1.0	1.0	2.0	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL _{pd} (Eq-load)
OR21	1.2	0.929	2.3
OR22	1.5	1.249	3.3
OR24	2.0	2.498	6.2
OR26	2.2	3.234	8.9

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	4	8	13	17 (max)
OR21	From: Any Input	t_{PLH}	0.177	0.310	0.483	0.697	0.868
	To: Q	t_{PHL}	0.221	0.364	0.538	0.744	0.904
OR22	Number of Equivalent Loads		1	8	16	23	31 (max)
	From: Any Input	t_{PLH}	0.165	0.317	0.480	0.618	0.772
OR24	To: Q	t_{PHL}	0.238	0.419	0.594	0.734	0.887
	Number of Equivalent Loads		1	15	30	44	59 (max)
OR26	From: Any Input	t_{PLH}	0.152	0.294	0.440	0.576	0.722
	To: Q	t_{PHL}	0.194	0.383	0.541	0.677	0.814
Number of Equivalent Loads		1	22	44	65	87 (max)	
OR26	From: Any Input	t_{PLH}	0.172	0.313	0.450	0.582	0.721
	To: Q	t_{PHL}	0.257	0.450	0.591	0.727	0.864

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

OR3x is a family of 3-input gates which perform the logical OR function.

Logic Symbol	Truth Table																				
 	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>X</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>H</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	B	C	Q	L	L	L	L	H	X	X	H	X	H	X	H	X	X	H	H
A	B	C	Q																		
L	L	L	L																		
H	X	X	H																		
X	H	X	H																		
X	X	H	H																		

Core Logic

HDL Syntax

Verilog OR3x *inst_name* (Q, A, B);

VHDL..... *inst_name*: OR3x port map (Q, A, B);

Pin Loading

Pin Name	Equivalent Loads			
	OR31	OR32	OR34	OR36
A	1.0	1.0	2.1	3.0
B	1.0	1.0	2.1	3.0
C	1.0	1.0	2.1	3.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
OR31	1.5	1.137	2.8
OR32	1.5	1.457	4.0
OR34	2.7	2.914	6.8
OR36	3.0	4.371	10.5

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


	Number of Equivalent Loads		1	4	8	13	17 (max)
OR31	From: Any Input	t_{PLH}	0.183	0.320	0.499	0.716	0.886
	To: Q	t_{PHL}	0.291	0.457	0.643	0.853	1.011
OR32	Number of Equivalent Loads		1	8	16	23	31 (max)
	From: Any Input	t_{PLH}	0.185	0.340	0.503	0.641	0.795
OR34	To: Q	t_{PHL}	0.305	0.508	0.698	0.849	1.012
OR36	Number of Equivalent Loads		1	15	30	44	59 (max)
	From: Any Input	t_{PLH}	0.146	0.293	0.442	0.578	0.719
	To: Q	t_{PHL}	0.240	0.458	0.631	0.769	0.904
	Number of Equivalent Loads		1	22	44	65	87 (max)
	From: Any Input	t_{PLH}	0.170	0.296	0.428	0.561	0.708
	To: Q	t_{PHL}	0.225	0.437	0.597	0.739	0.891

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

OR4x is a family of 4-input gate which performs the logical OR function.

Logic Symbol	Truth Table																														
 	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>D</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>X</td> <td>X</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>H</td> <td>X</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>H</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	B	C	D	Q	L	L	L	L	L	H	X	X	X	H	X	H	X	X	H	X	X	H	X	H	X	X	X	H	H
A	B	C	D	Q																											
L	L	L	L	L																											
H	X	X	X	H																											
X	H	X	X	H																											
X	X	H	X	H																											
X	X	X	H	H																											

HDL Syntax

Verilog OR4x *inst_name* (Q, A, B, C, D);

VHDL..... *inst_name*: OR4x port map (Q, A, B, C, D);

Pin Loading

Pin Name	Equivalent Loads			
	OR41	OR42	OR44	OR46
A	1.0	1.0	3.0	3.0
B	1.1	1.1	3.1	3.0
C	1.0	1.0	3.1	3.1
D	1.1	1.1	3.1	3.1

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
OR41	1.7	1.282	3.2
OR42	1.7	1.602	4.4
OR44	3.2	4.163	8.8
OR46	3.5	4.803	11.5

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	4	8	13	17 (max)
OR41	From: Any Input	t_{PLH}	0.207	0.348	0.523	0.734	0.898
	To: Q	t_{PHL}	0.343	0.511	0.702	0.922	1.089
OR42	Number of Equivalent Loads		1	8	16	23	31 (max)
	From: Any Input	t_{PLH}	0.222	0.370	0.530	0.671	0.834
OR44	To: Q	t_{PHL}	0.359	0.589	0.786	0.938	1.097
	Number of Equivalent Loads		1	15	30	44	59 (max)
OR46	From: Any Input	t_{PLH}	0.167	0.305	0.432	0.571	0.725
	To: Q	t_{PHL}	0.214	0.433	0.606	0.755	0.905
Number of Equivalent Loads		1	22	44	65	87 (max)	
OR46	From: Any Input	t_{PLH}	0.180	0.324	0.459	0.583	0.710
	To: Q	t_{PHL}	0.312	0.492	0.671	0.818	0.957

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

PORD is a high current, continuous power monitoring power-on-reset circuit.

In this mode, the POR pulse is generated from a parallel combination of a self-latching RC delay circuit and a differential self biased circuit. The strengths of this circuit are in fast slew-rate power supply conditions and in continuous power monitoring. The POR signal will transition to a logic "Hi" in a specified delay time after the power supply has reached V_t . Once the power supply goes below the threshold voltage, V_t , the POR will transition to a logic "Low" and become active to prevent unknown states from occurring. There is a separate PWRDN input from the core that allows the user to put the PORD cell into low current mode during static IDDQ testing. If the PORD cell is put into low power mode, the continuous power supply monitoring function is disabled.

One drawback of this option is the high static IDD current of 400uA maximum, when the PWRDN port is driven to a "Low" state. This option is not for designs requiring a low power option without an external power down control from a known drive source. As shown in the Truth Table, PWRDN input does not effect the output of the POR cell if the power supply is static high or low. This circuit is characterized under the condition of fast power supply slew (100ns) and slow power supply slew of (100ms). The delay is measured relative to the power supply crossing the POR trip point, $V_t = 1.65V$. Operating specifications are given in Table 1. Figures 1 and 2 identify the dynamic parameters specified in Table 1.

Logic Symbol	Truth Table	Pin Loading																						
	<table border="1"> <thead> <tr> <th>LVDD</th><th>PWRDN</th><th>RESET</th><th>POROUT</th></tr> </thead> <tbody> <tr> <td>$<V_t$</td><td>X</td><td>X</td><td>0</td></tr> <tr> <td>$>V_t$</td><td>X</td><td>0</td><td>1</td></tr> <tr> <td>$>V_t$</td><td>X</td><td>1</td><td>0</td></tr> </tbody> </table>	LVDD	PWRDN	RESET	POROUT	$<V_t$	X	X	0	$>V_t$	X	0	1	$>V_t$	X	1	0	<table border="1"> <thead> <tr> <th></th><th>Load</th></tr> </thead> <tbody> <tr> <td>RESET</td><td>1.8 eql</td></tr> <tr> <td>PWRDN</td><td>327.9 eql</td></tr> </tbody> </table>		Load	RESET	1.8 eql	PWRDN	327.9 eql
LVDD	PWRDN	RESET	POROUT																					
$<V_t$	X	X	0																					
$>V_t$	X	0	1																					
$>V_t$	X	1	0																					
	Load																							
RESET	1.8 eql																							
PWRDN	327.9 eql																							

HDL Syntax

Verilog PORD *inst_name* (POROUT, PWRDN, RESET);

VHDL..... *inst_name*: PORD port map (POROUT, PWRDN, RESET);



Table 1: PORD Delay Specifications

Operating Conditions: 0-VDD Ramp rate, Minimum: 0.1us, Maximum: 100ms

Parameter	Parameter Description	Min	Max
t_{PSR}	Power Supply Ramp Time, 0-VDD	0.1us	
$t_{POR(Max)}$	POR Delay Time from V_T (Min VDD ramp rate)	0.075ms	0.150ms
$t_{POR(Min)}$	POR Delay Time from V_T (Max VDD ramp rate)	5ns	
t_{PSD}	Power Supply Cycle Down Time	0.1ms	
I_{SD}	Static Current Dissipation		400uA
t_{RDEL}	Delay from RESET (Active high) to POR (10pF Core Load)		5ns

AMI350LXSC 0.35 micron CMOS Standard Cell

Parameter	Parameter Description	Min	Max
V_T	POR Tset Trigger Voltage	1.70 Volts	2.75 Volts

Figure 1: Continuous Monitoring PORD cell power up/down behavior waveform

Core Logic
Figure 2: RESET to Software PORD delay waveform

Delay Characteristics:

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Number of Equivalent Loads				
			1	7	14	22	29 (max)
RESET	POROUT	t_{PLH}	0.208	0.288	0.376	0.472	0.550
RESET	POROUT	t_{PHL}	0.213	0.303	0.393	0.475	0.530

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

PORE is a low power, non-continuous power monitoring power-on-reset circuit.

In this mode, the cell has the advantages of the RC Delay/ Differential POR and low power. A block diagram of this cell configuration is shown below. The one drawback is the self-latching feature, which requires the power supply to go below V_T and remain there for some minimum specified discharge time. The advantages are that it can handle both fast and slow power supply slew and uses low power after the POR is asserted. This circuit is characterized under the condition of fast power supply slew (0.1us) and slow power supply slew of (100ms). The delay is measured relative to V_T . Operating specifications are given in Table 1. Figures 1 and 2 identify the dynamic parameters specified in Table 1.

Logic Symbol	Truth Table	Pin Loading																		
		LVDD	PWRDN	RESET	POROUT	Load														
	<table border="1"> <tr> <td><V_t</td><td>X</td><td>X</td><td>0</td><td></td></tr> <tr> <td>>V_t</td><td>X</td><td>0</td><td>1</td><td></td></tr> <tr> <td>>V_t</td><td>X</td><td>1</td><td>0</td><td></td></tr> </table>	< V_t	X	X	0		> V_t	X	0	1		> V_t	X	1	0		RESET	1.8 eql		
< V_t	X	X	0																	
> V_t	X	0	1																	
> V_t	X	1	0																	
		PWRDN	328.4 eql																	

HDL Syntax



Verilog PORE *inst_name* (POROUT, PWRDN, RESET);

VHDL..... *inst_name*: PORE port map (POROUT, PWRDN, RESET);

Table 1: PORE Delay Specifications

Operating Conditions: 0-VDD Ramp rate, Minimum: 0.1us, Maximum: 100ms

Parameter	Parameter Description	Min	Max
t_{PSR}	Power Supply Ramp Time, 0-VDD	0.1us	
$t_{POR(Max)}$	POR Delay Time from V_T (Min VDD ramp rate)	0.075ms	0.150ms
$t_{POR(Min)}$	POR Delay Time from V_T (Max VDD ramp rate)	5ns	
t_{PSD}	Power Supply Cycle Down Time	100ms	
I_{SD}	Static Current Dissipation		<1uA
t_{RDEL}	Delay from RESET (Active high) to POR		5ns
V_T	POR Trigger Voltage	1.70Volts	2.75 Volts

AMI350LXSC 0.35 micron CMOS Standard Cell
Figure 1: Continuous Monitoring PORE cell power up/down behavior waveform

Core Logic
Figure 2: RESET to Software PORE delay waveform

Delay Characteristics:

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Number of Equivalent Loads				
			1	7	14	22	29 (max)
RESET	POROUT	t_{PLH}	0.214	0.292	0.380	0.475	0.554
RESET	POROUT	t_{PHL}	0.220	0.308	0.396	0.477	0.533

AMI350LXSC 0.35 micron CMOS Standard Cell

Description

SLF00x is a family of static, master-slave, multiplexed scan latch, D flip-flops. When SCE is low it is a D flip-flop with the output buffered and changes state on the rising edge of the clock. When SCE is high it is a D latch that is transparent when C is low.

Logic Symbol	Truth Table					
	C	D	SD	SE	SCE	Q
	↑	H	X	L	L	H
	↑	L	X	L	L	L
	↑	X	H	H	L	H
	↑	X	L	H	L	L
	L	X	X	X	L	NC
	L	H	X	L	H	H
	L	L	X	L	H	L
	L	X	H	H	H	H
	L	X	L	H	H	L
	H	X	X	X	H	NC

NC = No Change

HDL Syntax

Verilog SLF00x *inst_name* (Q, C, D, SCE, SD, SE);

VHDL *inst_name*: SLF00x port map (Q, C, D, SCE, SD, SE);

Pin Loading

Pin Name	Equivalent Loads			
	SLF001	SLF002	SLF004	SLF006
C	1.0	1.0	1.0	1.0
D	1.0	1.0	1.0	1.0
SD	1.0	1.0	1.0	1.0
SE	2.2	2.2	2.2	2.2
SCE	2.1	2.1	2.1	2.1

AMI350LXSC 0.35 micron CMOS Standard Cell
Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
SLF001	7.5	5.302	15.1
SLF002	8.0	6.110	18.4
SLF004	8.2	6.911	21.0
SLF006	8.5	7.711	23.1

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	4	8	13	17 (max)
	From: C To: Q	t_{PLH} t_{PHL}	0.738 0.873	0.883 1.026	1.059 1.207	1.265 1.418	1.425 1.580
SLF001	From: D To: Q	t_{PLH} t_{PHL}	0.646 0.796	0.776 0.943	0.950 1.124	1.169 1.342	1.345 1.510
	From: SCE To: Q	t_{PLH} t_{PHL}	0.561 0.655	0.702 0.806	0.878 0.987	1.088 1.199	1.252 1.361
	From: SD To: Q	t_{PLH} t_{PHL}	0.660 0.809	0.783 0.975	0.956 1.155	1.180 1.354	1.362 1.501
	From: SE To: Q	t_{PLH} t_{PHL}	0.699 0.890	0.855 1.025	1.029 1.206	1.224 1.432	1.370 1.613
	Number of Equivalent Loads		1	8	16	23	31 (max)
SLF002	From: C To: Q	t_{PLH} t_{PHL}	0.701 0.852	0.844 1.015	0.998 1.179	1.129 1.313	1.277 1.461
	From: D To: Q	t_{PLH} t_{PHL}	0.649 0.758	0.799 0.928	0.952 1.097	1.080 1.236	1.220 1.389
	From: SCE To: Q	t_{PLH} t_{PHL}	0.502 0.618	0.659 0.790	0.825 0.961	0.965 1.101	1.122 1.254
	From: SD To: Q	t_{PLH} t_{PHL}	0.647 0.779	0.801 0.935	0.962 1.100	1.096 1.238	1.244 1.392
	From: SE To: Q	t_{PLH} t_{PHL}	0.698 0.869	0.834 1.045	0.988 1.207	1.122 1.334	1.275 1.471

AMI350LXSC 0.35 micron CMOS Standard Cell

Core Logic

	Number of Equivalent Loads		1	15	30	44	59 (max)
SLF004	From: C	t_{PLH}	0.716	0.865	1.015	1.152	1.295
	To: Q	t_{PHL}	0.860	1.083	1.246	1.369	1.486
	From: D	t_{PLH}	0.647	0.802	0.944	1.082	1.234
	To: Q	t_{PHL}	0.812	1.019	1.167	1.284	1.397
	From: SCE	t_{PLH}	0.544	0.707	0.834	0.962	1.118
SLF006	To: Q	t_{PHL}	0.657	0.852	1.009	1.139	1.268
	From: SD	t_{PLH}	0.651	0.821	0.960	1.093	1.241
	To: Q	t_{PHL}	0.773	0.984	1.134	1.268	1.414
	From: SE	t_{PLH}	0.713	0.863	1.009	1.140	1.277
	To: Q	t_{PHL}	0.873	1.085	1.242	1.369	1.492
	Number of Equivalent Loads		1	22	44	65	87 (max)
SLF006	From: C	t_{PLH}	0.737	0.909	1.051	1.173	1.293
	To: Q	t_{PHL}	0.904	1.109	1.271	1.409	1.543
	From: D	t_{PLH}	0.677	0.798	0.991	1.116	1.218
	To: Q	t_{PHL}	0.857	1.063	1.219	1.351	1.477
	From: SCE	t_{PLH}	0.561	0.733	0.880	1.013	1.150
SLF006	To: Q	t_{PHL}	0.658	0.886	1.055	1.196	1.332
	From: SD	t_{PLH}	0.692	0.851	1.000	1.128	1.251
	To: Q	t_{PHL}	0.830	1.048	1.209	1.342	1.470
	From: SE	t_{PLH}	0.745	0.907	1.042	1.159	1.275
	To: Q	t_{PHL}	0.955	1.169	1.321	1.445	1.562

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell
Timing Constraints


 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Cell			
			SLF001	SLF002	SLF004	SLF006
Min C Width	High	t_w	0.781	0.781	0.825	0.875
Min C Width	Low	t_w	0.566	0.601	0.603	0.599
Min D Setup		t_{su}	0.474	0.511	0.502	0.509
Min D Hold		t_h	0.106	0.106	0.106	0.106
Min SD Setup		t_{su}	0.474	0.511	0.502	0.509
Min SD Hold		t_h	0.106	0.106	0.106	0.106
Min SE Setup		t_{su}	0.576	0.613	0.603	0.611
Min SE Hold		t_h	0.106	0.106	0.106	0.106
Min SCE Setup		t_{su}	0.603	0.603	0.647	0.696
Min SCE Hold		t_h	0.671	0.685	0.714	0.746

AMI350LXSC 0.35 micron CMOS Standard Cell

Logic Schematic


Core Logic



AMI350LXSC 0.35 micron CMOS Standard Cell
Description

SLF01x is a family of static, master-slave, multiplexed scan latch, D flip-flops. When SCE is low it is a D flip-flop with the output buffered and changes state on the rising edge of the clock. When SCE is high it is a D latch that is transparent when C is low. RESET is asynchronous and active low.

Core
Logic

Logic Symbol		Truth Table																																																																																										
		<table border="1"> <thead> <tr> <th>RN</th><th>C</th><th>D</th><th>SD</th><th>SE</th><th>SCE</th><th>Q</th></tr> </thead> <tbody> <tr><td>H</td><td>↑</td><td>H</td><td>X</td><td>L</td><td>L</td><td>H</td></tr> <tr><td>H</td><td>↑</td><td>L</td><td>X</td><td>L</td><td>L</td><td>L</td></tr> <tr><td>H</td><td>↑</td><td>X</td><td>H</td><td>H</td><td>L</td><td>H</td></tr> <tr><td>H</td><td>↑</td><td>X</td><td>L</td><td>H</td><td>L</td><td>L</td></tr> <tr><td>H</td><td>L</td><td>X</td><td>X</td><td>X</td><td>L</td><td>NC</td></tr> <tr><td>H</td><td>L</td><td>H</td><td>X</td><td>L</td><td>H</td><td>H</td></tr> <tr><td>H</td><td>L</td><td>L</td><td>X</td><td>L</td><td>H</td><td>L</td></tr> <tr><td>H</td><td>L</td><td>X</td><td>H</td><td>H</td><td>H</td><td>H</td></tr> <tr><td>H</td><td>L</td><td>X</td><td>L</td><td>H</td><td>H</td><td>L</td></tr> <tr><td>H</td><td>H</td><td>X</td><td>X</td><td>X</td><td>H</td><td>NC</td></tr> <tr><td>L</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> </tbody> </table>							RN	C	D	SD	SE	SCE	Q	H	↑	H	X	L	L	H	H	↑	L	X	L	L	L	H	↑	X	H	H	L	H	H	↑	X	L	H	L	L	H	L	X	X	X	L	NC	H	L	H	X	L	H	H	H	L	L	X	L	H	L	H	L	X	H	H	H	H	H	L	X	L	H	H	L	H	H	X	X	X	H	NC	L	X	X	X	X	X	L
RN	C	D	SD	SE	SCE	Q																																																																																						
H	↑	H	X	L	L	H																																																																																						
H	↑	L	X	L	L	L																																																																																						
H	↑	X	H	H	L	H																																																																																						
H	↑	X	L	H	L	L																																																																																						
H	L	X	X	X	L	NC																																																																																						
H	L	H	X	L	H	H																																																																																						
H	L	L	X	L	H	L																																																																																						
H	L	X	H	H	H	H																																																																																						
H	L	X	L	H	H	L																																																																																						
H	H	X	X	X	H	NC																																																																																						
L	X	X	X	X	X	L																																																																																						
NC = No Change																																																																																												

HDL Syntax

Verilog SLF01x *inst_name* (Q, C, D, RN, SCE, SD, SE);

VHDL *inst_name*: SLF01x port map (Q, C, D, RN, SCE, SD, SE);

Pin Loading

Pin Name	Equivalent Loads			
	SLF011	SLF012	SLF014	SLF016
C	1.0	1.0	1.0	1.0
D	1.0	1.0	1.0	1.1
RN	1.0	1.0	1.0	1.0
SD	1.0	1.0	1.0	1.0
SE	2.2	2.2	2.2	2.2
SCE	2.1	2.1	2.1	2.1

AMI350LXSC 0.35 micron CMOS Standard Cell

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL _{pd} (Eq-load)
SLF011	8.2	5.734	18.5
SLF012	9.0	6.543	22.0
SLF014	9.2	7.343	24.1
SLF016	9.0	8.527	27.8

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	4	8	13	17 (max)
SLF011	From: C	t_{PLH}	0.754	0.883	1.060	1.278	1.459
	To: Q	t_{PHL}	0.894	1.058	1.240	1.444	1.597
	From: D	t_{PLH}	0.727	0.866	1.043	1.256	1.423
	To: Q	t_{PHL}	0.819	0.987	1.169	1.369	1.516
	From: RN	t_{PLH}	0.558	0.694	0.871	1.087	1.258
	To: Q	t_{PHL}	0.740	0.942	1.138	1.341	1.484
SLF012	From: SCE	t_{PLH}	0.563	0.701	0.877	1.093	1.263
	To: Q	t_{PHL}	0.663	0.830	1.011	1.210	1.357
	From: SD	t_{PLH}	0.743	0.888	1.064	1.272	1.433
	To: Q	t_{PHL}	0.804	0.965	1.147	1.355	1.512
	From: SE	t_{PLH}	0.782	0.934	1.110	1.312	1.465
	To: Q	t_{PHL}	0.914	1.076	1.259	1.465	1.618
	Number of Equivalent Loads		1	8	16	23	31 (max)
SLF012	From: C	t_{PLH}	0.763	0.912	1.067	1.196	1.339
	To: Q	t_{PHL}	0.879	1.028	1.192	1.334	1.495
	From: D	t_{PLH}	0.758	0.899	1.054	1.187	1.337
	To: Q	t_{PHL}	0.804	0.971	1.135	1.269	1.416
	From: RN	t_{PLH}	0.564	0.713	0.879	1.023	1.186
	To: Q	t_{PHL}	0.885	1.124	1.331	1.491	1.659
SLF012	From: SCE	t_{PLH}	0.518	0.662	0.826	0.969	1.133
	To: Q	t_{PHL}	0.646	0.814	0.978	1.109	1.250
	From: SD	t_{PLH}	0.766	0.914	1.069	1.199	1.345
	To: Q	t_{PHL}	0.800	0.973	1.136	1.266	1.407
	From: SE	t_{PLH}	0.810	0.966	1.119	1.245	1.382
	To: Q	t_{PHL}	0.903	1.053	1.218	1.360	1.520

AMI350LXSC 0.35 micron CMOS Standard Cell

Core Logic

	Number of Equivalent Loads		1	15	30	44	59 (max)
SLF014	From: C	t_{PLH}	0.778	0.955	1.100	1.219	1.334
	To: Q	t_{PHL}	0.891	1.088	1.252	1.389	1.526
	From: D	t_{PLH}	0.738	0.888	1.046	1.189	1.335
	To: Q	t_{PHL}	0.832	1.046	1.194	1.308	1.417
	From: RN	t_{PLH}	0.606	0.774	0.917	1.037	1.156
	To: Q	t_{PHL}	1.083	1.374	1.582	1.748	1.907
SLF016	From: SCE	t_{PLH}	0.567	0.715	0.866	1.006	1.154
	To: Q	t_{PHL}	0.655	0.857	1.018	1.152	1.284
	From: SD	t_{PLH}	0.786	0.911	1.057	1.201	1.363
	To: Q	t_{PHL}	0.809	1.013	1.183	1.321	1.455
	From: SE	t_{PLH}	0.828	0.965	1.107	1.240	1.385
	To: Q	t_{PHL}	0.881	1.101	1.277	1.420	1.564
	Number of Equivalent Loads		1	22	44	65	87 (max)
SLF016	From: C	t_{PLH}	1.011	1.168	1.296	1.407	1.540
	To: Q	t_{PHL}	1.042	1.177	1.322	1.464	1.613
	From: D	t_{PLH}	0.977	1.099	1.237	1.373	1.518
	To: Q	t_{PHL}	0.951	1.138	1.275	1.387	1.493
	From: RN	t_{PLH}	0.803	0.921	1.062	1.203	1.355
	To: Q	t_{PHL}	0.383	0.549	0.697	0.830	0.972
	From: SCE	t_{PLH}	0.830	0.961	1.068	1.194	1.363
	To: Q	t_{PHL}	0.795	0.976	1.119	1.239	1.355
	From: SD	t_{PLH}	0.952	1.125	1.274	1.404	1.531
	To: Q	t_{PHL}	0.938	1.126	1.268	1.387	1.501
	From: SE	t_{PLH}	1.032	1.159	1.303	1.444	1.594
	To: Q	t_{PHL}	1.021	1.183	1.334	1.471	1.611

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


AMI350LXSC 0.35 micron CMOS Standard Cell
Timing Constraints

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Cell			
			SLF011	SLF012	SLF014	SLF016
Min C Width	High	t_w	0.798	0.808	0.855	0.823
Min C Width	Low	t_w	0.588	0.624	0.627	0.589
Min RN Width	Low	t_w	0.490	0.514	0.514	0.491
Min D Setup		t_{su}	0.487	0.534	0.526	0.487
Min D Hold		t_h	0.107	0.107	0.107	0.107
Min SD Setup		t_{su}	0.487	0.534	0.526	0.487
Min SD Hold		t_h	0.107	0.107	0.107	0.107
Min SE Setup		t_{su}	0.588	0.636	0.627	0.590
Min SE Hold		t_h	0.107	0.107	0.107	0.107
Min SCE Setup		t_{su}	0.620	0.630	0.676	0.644
Min SCE Hold		t_h	0.679	0.698	0.730	0.661
Min RN Setup		t_{su}	0.257	0.296	0.295	0.259
Min RN Hold		t_h	0.294	0.293	0.293	0.293

AMI350LXSC 0.35 micron CMOS Standard Cell

Logic Schematic



Core Logic

AMI350LXSC 0.35 micron CMOS Standard Cell
Description

SLF02x is a family of static, master-slave, multiplexed scan latch, D flip-flops. When SCE is low it is a D flip-flop with the output buffered and changes state on the rising edge of the clock. When SCE is high it is a D latch that is transparent when C is low. SET is asynchronous and active low.

Logic Symbol		Truth Table						
		SN	C	D	SD	SE	SCE	Q
		H	↑	H	X	L	L	H
		H	↑	L	X	L	L	L
		H	↑	X	H	H	L	H
		H	↑	X	L	H	L	L
		H	L	X	X	X	L	NC
		H	L	H	X	L	H	H
		H	L	L	X	L	H	L
		H	L	X	H	H	H	H
		H	L	X	L	H	H	L
		H	H	X	X	X	H	NC
		L	X	X	X	X	X	H

NC = No Change

Core Logic
HDL Syntax

Verilog SLF02x *inst_name* (Q, C, D, SCE, SD, SE, SN);

VHDL *inst_name*:SLF02x port map (Q, C, D, SCE, SD, SE, SN);

Pin Loading

Pin Name	Equivalent Loads			
	SLF021	SLF022	SLF024	SLF026
C	1.0	1.0	1.0	1.0
D	1.1	1.1	1.1	1.1
SD	1.0	1.0	1.0	1.1
SE	2.2	2.2	2.2	2.2
SCE	2.1	2.1	2.1	2.1
SN	2.2	2.2	2.2	2.1

AMI350LXSC 0.35 micron CMOS Standard Cell

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL _{pd} (Eq-load)
SLF021	8.0	5.878	15.9
SLF022	8.8	6.687	19.2
SLF024	9.0	7.487	21.2
SLF026	8.8	8.671	24.7

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	4	8	13	17 (max)
SLF021	From: C	t_{PLH}	0.743	0.872	1.047	1.268	1.445
	To: Q	t_{PHL}	0.923	1.072	1.256	1.474	1.642
	From: D	t_{PLH}	0.679	0.808	0.982	1.202	1.379
	To: Q	t_{PHL}	0.853	1.018	1.201	1.404	1.556
	From: SCE	t_{PLH}	0.593	0.747	0.922	1.119	1.267
	To: Q	t_{PHL}	0.667	0.822	1.005	1.216	1.377
SLF022	From: SD	t_{PLH}	0.692	0.816	0.990	1.213	1.395
	To: Q	t_{PHL}	0.853	1.023	1.204	1.402	1.547
	From: SE	t_{PLH}	0.730	0.843	1.014	1.244	1.438
	To: Q	t_{PHL}	0.934	1.096	1.279	1.486	1.641
	From: SN	t_{PLH}	0.485	0.627	0.807	1.026	1.197
	To: Q	t_{PHL}	0.472	0.646	0.861	1.117	1.317
	Number of Equivalent Loads		1	8	16	23	31 (max)
SLF022	From: C	t_{PLH}	0.712	0.862	1.016	1.143	1.285
	To: Q	t_{PHL}	0.914	1.106	1.263	1.381	1.504
	From: D	t_{PLH}	0.682	0.833	0.986	1.114	1.254
	To: Q	t_{PHL}	0.841	1.015	1.178	1.308	1.449
	From: SCE	t_{PLH}	0.570	0.717	0.871	1.000	1.143
	To: Q	t_{PHL}	0.638	0.801	0.965	1.100	1.247
SLF022	From: SD	t_{PLH}	0.690	0.833	0.991	1.123	1.267
	To: Q	t_{PHL}	0.820	0.986	1.151	1.286	1.434
	From: SE	t_{PLH}	0.733	0.887	1.040	1.166	1.303
	To: Q	t_{PHL}	0.926	1.093	1.257	1.391	1.538
	From: SN	t_{PLH}	0.566	0.741	0.919	1.068	1.232
	To: Q	t_{PHL}	0.423	0.621	0.826	0.997	1.187

AMI350LXSC 0.35 micron CMOS Standard Cell

Core Logic

	Number of Equivalent Loads		1	15	30	44	59 (max)
SLF024	From: C	t_{PLH}	0.731	0.887	1.033	1.161	1.292
	To: Q	t_{PHL}	0.937	1.129	1.283	1.408	1.527
	From: D	t_{PLH}	0.682	0.851	0.998	1.125	1.253
	To: Q	t_{PHL}	0.867	1.077	1.232	1.355	1.475
	From: SCE	t_{PLH}	0.563	0.722	0.885	1.029	1.178
	To: Q	t_{PHL}	0.664	0.837	1.004	1.152	1.307
SLF026	From: SD	t_{PLH}	0.700	0.862	1.011	1.143	1.279
	To: Q	t_{PHL}	0.837	1.045	1.202	1.336	1.473
	From: SE	t_{PLH}	0.720	0.880	1.033	1.169	1.314
	To: Q	t_{PHL}	0.930	1.126	1.287	1.430	1.566
	From: SN	t_{PLH}	0.670	0.883	1.046	1.179	1.309
	To: Q	t_{PHL}	0.450	0.658	0.854	1.029	1.211
	Number of Equivalent Loads		1	22	44	65	87 (max)
SLF026	From: C	t_{PLH}	0.905	1.047	1.185	1.310	1.436
	To: Q	t_{PHL}	1.069	1.205	1.354	1.490	1.622
	From: D	t_{PLH}	0.845	0.999	1.137	1.256	1.369
	To: Q	t_{PHL}	0.978	1.128	1.279	1.421	1.569
	From: SCE	t_{PLH}	0.751	0.890	1.030	1.159	1.291
	To: Q	t_{PHL}	0.819	0.986	1.132	1.262	1.391
	From: SD	t_{PLH}	0.834	0.997	1.139	1.265	1.391
SLF026	To: Q	t_{PHL}	0.984	1.151	1.297	1.425	1.553
	From: SE	t_{PLH}	0.911	1.041	1.171	1.297	1.431
	To: Q	t_{PHL}	1.094	1.222	1.368	1.509	1.657
	From: SN	t_{PLH}	0.309	0.455	0.589	0.717	0.852
	To: Q	t_{PHL}	0.597	0.793	0.971	1.126	1.277

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell
Timing Constraints



 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Cell			
			SLF021	SLF022	SLF024	SLF026
Min C Width	High	t_w	0.811	0.818	0.868	0.835
Min C Width	Low	t_w	0.612	0.655	0.655	0.605
Min SN Width	Low	t_w	0.373	0.415	0.415	0.376
Min D Setup		t_{su}	0.509	0.553	0.553	0.501
Min D Hold		t_h	0.107	0.107	0.107	0.107
Min SD Setup		t_{su}	0.509	0.553	0.553	0.501
Min SD Hold		t_h	0.107	0.107	0.107	0.107
Min SE Setup		t_{su}	0.613	0.655	0.655	0.606
Min SE Hold		t_h	0.107	0.107	0.107	0.107
Min SCE Setup		t_{su}	0.635	0.640	0.690	0.657
Min SCE Hold		t_h	0.676	0.697	0.727	0.659
Min SN Setup		t_{su}	0.134	0.165	0.164	0.136
Min SN Hold		t_h	0.451	0.452	0.452	0.452

AMI350LXSC 0.35 micron CMOS Standard Cell

Logic Schematic

Core Logic



AMI350LXSC 0.35 micron CMOS Standard Cell

Description

SLF03x is a family of static, master-slave, multiplexed scan latch, D flip-flops. When SCE is low it is a D flip-flop with the output buffered and changes state on the rising edge of the clock. When SCE is high it is a D latch that is transparent when C is low. SET and RESET are asynchronous and active low.

Logic Symbol		Truth Table							
		RN	SN	C	D	SD	SE	SCE	Q
		H	H	↑	H	X	L	L	H
		H	H	↑	L	X	L	L	L
		H	H	↑	X	H	H	L	H
		H	H	↑	X	L	H	L	L
		H	H	L	X	X	X	L	NC
		H	H	L	H	X	L	H	H
		H	H	L	L	X	L	H	L
		H	H	L	X	H	H	H	H
		H	H	L	X	L	H	H	L
		H	H	H	X	X	X	H	NC
		H	L	X	X	X	X	X	H
		L	X	X	X	X	X	X	L

NC = No Change

Core Logic

HDL Syntax

Verilog SLF03x *inst_name* (Q, C, D, RN, SCE, SD, SE, SN);
 VHDL *inst_name*: SLF03x port map (Q, C, D, RN, SCE, SD, SE, SN);

Pin Loading

Pin Name	Equivalent Loads			
	SLF031	SLF032	SLF034	SLF036
C	1.0	1.0	1.0	1.0
D	1.0	1.0	1.0	1.0
RN	1.0	1.0	1.0	1.0
SD	1.0	1.0	1.0	1.0
SE	2.2	2.2	2.2	2.2
SCE	2.1	2.1	2.1	2.1
SN	2.2	2.2	2.2	2.2

AMI350LXSC 0.35 micron CMOS Standard Cell

Size And Power Characteristics

Cell	Equivalent Gates	Size And Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
SLF031	9.0	6.383	19.6
SLF032	9.5	7.199	22.9
SLF034	9.8	8.000	25.2
SLF036	10.2	8.800	28.0

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

	Number of Equivalent Loads		1	8	16	23	31 (max)
SLF031	From: C	t_{PLH}	0.791	1.124	1.475	1.770	2.100
	To: Q	t_{PHL}	0.933	1.263	1.603	1.888	2.204
	From: D	t_{PLH}	0.790	1.092	1.433	1.730	2.068
	To: Q	t_{PHL}	0.860	1.185	1.527	1.814	2.134
	From: RN	t_{PLH}	0.600	0.922	1.274	1.577	1.919
	To: Q	t_{PHL}	0.731	1.110	1.484	1.790	2.126
	From: SCE	t_{PLH}	0.641	0.945	1.296	1.604	1.956
	To: Q	t_{PHL}	0.655	0.987	1.336	1.629	1.956
SLF032	From: SD	t_{PLH}	0.786	1.114	1.465	1.762	2.096
	To: Q	t_{PHL}	0.843	1.192	1.540	1.827	2.141
	From: SE	t_{PLH}	0.840	1.172	1.512	1.794	2.106
	To: Q	t_{PHL}	0.950	1.294	1.634	1.911	2.215
	From: SN	t_{PLH}	0.473	0.790	1.151	1.466	1.825
	To: Q	t_{PHL}	0.477	0.875	1.297	1.655	2.054
	Number of Equivalent Loads		1	8	16	23	31 (max)
	From: C	t_{PLH}	0.824	0.974	1.129	1.258	1.401

Core Logic

AMI350LXSC 0.35 micron CMOS Standard Cell

Core Logic

Number of Equivalent Loads		1	15	30	44	59 (max)	
SLF034	From: C To: Q	t_{PLH} t_{PHL}	0.806 0.951	0.982 1.135	1.141 1.298	1.276 1.432	1.411 1.563
	From: D To: Q	t_{PLH} t_{PHL}	0.810 0.879	0.954 1.043	1.126 1.204	1.265 1.349	1.414 1.501
	From: RN To: Q	t_{PLH} t_{PHL}	0.659 1.061	0.818 1.324	0.969 1.549	1.102 1.741	1.240 1.934
	From: SCE To: Q	t_{PLH} t_{PHL}	0.673 0.680	0.828 0.874	0.974 1.028	1.105 1.160	1.243 1.295
	From: SD To: Q	t_{PLH} t_{PHL}	0.838 0.881	0.986 1.084	1.153 1.242	1.292 1.372	1.417 1.500
	From: SE To: Q	t_{PLH} t_{PHL}	0.897 0.947	1.024 1.149	1.168 1.332	1.302 1.488	1.446 1.643
	From: SN To: Q	t_{PLH} t_{PHL}	0.682 0.471	0.894 0.689	1.061 0.888	1.199 1.057	1.336 1.226
Number of Equivalent Loads		1	22	44	65	87 (max)	
SLF036	From: C To: Q	t_{PLH} t_{PHL}	0.889 1.006	1.051 1.212	1.160 1.360	1.294 1.481	1.433 1.596
	From: D To: Q	t_{PLH} t_{PHL}	0.845 0.911	1.024 1.117	1.153 1.278	1.283 1.413	1.435 1.545
	From: RN To: Q	t_{PLH} t_{PHL}	0.692 1.299	0.845 1.626	0.988 1.841	1.116 2.012	1.244 2.172
	From: SCE To: Q	t_{PLH} t_{PHL}	0.700 0.738	0.852 0.919	1.001 1.065	1.135 1.210	1.269 1.372
	From: SD To: Q	t_{PLH} t_{PHL}	0.892 0.923	1.059 1.132	1.202 1.293	1.316 1.423	1.414 1.541
	From: SE To: Q	t_{PLH} t_{PHL}	0.918 0.992	1.082 1.236	1.224 1.385	1.350 1.508	1.475 1.628
	From: SN To: Q	t_{PLH} t_{PHL}	0.818 0.522	1.045 0.765	1.205 0.954	1.336 1.113	1.459 1.265

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI350LXSC 0.35 micron CMOS Standard Cell
Timing Constraints

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process


From	Delay (ns) To	Parameter	Cell			
			SLF031	SLF032	SLF034	SLF036
Min C Width	High	t_w	0.824	0.833	0.881	0.927
Min C Width	Low	t_w	0.620	0.664	0.664	0.664
Min RN Width	Low	t_w	0.505	0.538	0.538	0.538
Min SN Width	Low	t_w	0.369	0.405	0.405	0.405
Min D Setup		t_{su}	0.518	0.563	0.563	0.563
Min D Hold		t_h	0.107	0.107	0.107	0.107
Min RN Setup		t_{su}	0.289	0.338	0.338	0.338
Min RN Hold		t_h	0.290	0.290	0.290	0.290
Min SCE Setup		t_{su}	0.661	0.679	0.729	0.775
Min SCE Hold		t_h	0.681	0.701	0.731	0.762
Min SD Setup		t_{su}	0.518	0.563	0.563	0.563
Min SD Hold		t_h	0.107	0.107	0.107	0.107
Min SE Setup		t_{su}	0.619	0.665	0.665	0.664
Min SE Hold		t_h	0.107	0.107	0.107	0.107
Min SN Setup		t_{su}	0.158	0.191	0.191	0.191
Min SN Hold		t_h	0.450	0.450	0.450	0.450

SLF03x

AMI
AMI SEMICONDUCTOR 


AMI350LXSC 0.35 micron CMOS Standard Cell

Logic Schematic



AMI350LXSC 0.35 micron CMOS Standard Cell
Description

TD0x is a family of non-inverting time delays.

Logic Symbol	Truth Table						
	<table border="1"> <thead> <tr> <th>A</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td></tr> <tr> <td>H</td><td>H</td></tr> </tbody> </table>	A	Q	L	L	H	H
A	Q						
L	L						
H	H						

HDL Syntax

Verilog TD0x *inst_name* (Q, A);

VHDL..... *inst_name*: TD0x port map (Q, A);

Pin Loading

Pin Name	Equivalent Loads		
	TD01	TD02	TD06
A	1.0	1.0	1.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
TD01	3.8	4.051	16.9
TD02	5.5	4.276	22.9
TD06	13.7	11.049	63.6

a. See page 2-13 for power equation.

AMI350LXSC 0.35 micron CMOS Standard Cell**Propagation Delays (ns)**Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

		Number of Equivalent Loads		1	8	16	23	31 (max)
TD01	From: A	t_{PLH}	1.085	1.199	1.348	1.486	1.651	
	To: Q	t_{PHL}	1.076	1.233	1.381	1.499	1.627	
TD02	Number of Equivalent Loads		1	8	16	23	31 (max)	
	From: A	t_{PLH}	2.220	2.333	2.482	2.621	2.786	
TD06	Number of Equivalent Loads		1	8	16	23	31 (max)	
	From: A	t_{PLH}	6.374	6.399	6.494	6.644	6.903	
	To: Q	t_{PHL}	6.520	6.663	6.700	6.718	6.732	

Delay will vary with input conditions. See page 2-15 for interconnect estimates.



TDOx

AMI350LXSC 0.35 micron CMOS Standard Cell

Core
Logic