

**0.5 Micron CMOS Core Library
Standard Cell Datasheets
AMI500SXSC 5.0 Volt
Section 3
Revision 1.1**

AMI500SXSC 0.5 micron CMOS Standard Cell

Simple Gates

Name	Description	Page
AA2x	Family of 2-input gates which perform the logical AND function.	3-3
AA3x	Family of 3-input gates which perform the logical AND function.	3-5
AA4x	Family of 4-input gates which perform the logical AND function.	3-7
EN2x	Family of 2-input gates which perform the logical exclusive NOR (XNOR) function.	3-115
EO2x	Family of 2-input gates which perform the logical exclusive OR (XOR) function.	3-117
EO3x	Family of 3-input gates which perform the logical exclusive OR (XOR) function.	3-119
NA2x	Family of 2-input gates which perform the logical NAND function.	3-155
NA3x	Family of 3-input gates which perform the logical NAND function.	3-157
NA4x	Family of 4-input gates which perform the logical NAND function.	3-159
NA5x	Family of 5-input gates which perform the logical NAND function.	3-161
NA6x	Family of 6-input gates which perform the logical NAND function.	3-163
NA7x	Family of 7-input gates which perform the logical NAND function.	3-165
NA8x	Family of 8-input gates which perform the logical NAND function.	3-167
NO2x	Family of 2-input gates which perform the logical NOR function.	3-167
NO3x	Family of 3-input gates which perform the logical NOR function.	3-169
NO4x	Family of 4-input gates which perform the logical NOR function.	3-173
NO5x	Family of 5-input gates which perform the logical NOR function.	3-175
OR2x	Family of 2-input gates which perform the logical OR function.	3-205
OR3x	Family of 3-input gates which perform the logical OR function.	3-207
OR4x	Family of 4-input gate which performs the logical OR function.	3-209

Complex Gates

AN1x	Family of AND-NOR circuits - two 2-input AND's into a 2-input NOR.	3-9
AN2x	Family of AND-NOR circuits - one 2-input AND, a direct input into a 2-input NOR.	3-11
AN3x	Family of AND-NOR circuits - one 2-input AND, two direct inputs into a 3-input NOR.	3-13
AN4x	Family of AND-NOR circuits - one 3-input AND, a direct input into a 2-input NOR.	3-15
AN5x	Family of AND-NOR circuits - one 3-input AND, one 2-input AND into a 2-input NOR.	3-17
AN6x	Family of AND-NOR circuits - two 3-input AND into a 2-input NOR.	3-19
AN7x	Family of AND-NOR circuits - one 3-input AND, two direct inputs into a 3-input NOR.	3-21
AN8x	Family of AND-NOR circuits - two 2-input AND's, a direct input into a 3-input NOR.	3-23
AN9x	Family of AND-NOR circuits - one 3-input AND, a direct input, one 2-input AND into a 3-input NOR.	3-25
ANAx	Family of AND-NOR circuits - two 3-input AND's, a direct input into a 3-input NOR.	3-27
ANBx	Family of AND-NOR circuits - three 2-input AND's into a 3-input NOR.	3-29
ANCx	Family of AND-NOR circuits - one 3-input AND, two 2-input AND's into a 3-input NOR.	3-31
ANDx	Family of AND-NOR circuits - two 3-input AND's, one 2-input AND into a 3-input NOR.	3-33
ANEx	Family of AND-NOR circuits - three 3-input AND's into a 3-input NOR.	3-35
AU1x	Family of combinational one-bit full adders.	3-37
ON1x	Family of OR-NAND circuits - two 2-input OR's into a 2-input NAND.	3-177
ON2x	Family of OR-NAND circuits - one 2-input OR, a direct input into a 2-input NAND.	3-179
ON3x	Family of OR-NAND circuits - one 2-input OR, two direct inputs into a 3-input NAND.	3-181
ON4x	Family of OR-NAND circuits - one 3-input OR, a direct input into a 2-input NAND.	3-183
ON5x	Family of OR-NAND circuits - one 3-input OR, one 2-input OR into a 2-input NAND.	3-185
ON6x	Family of OR-NAND circuits - two 3-input OR's into a 2-input NAND.	3-187
ON7x	Family of OR-NAND circuits - one 3-input OR, two direct inputs into a 3-input NAND.	3-189
ON8x	Family of OR-NAND circuits - two 2-input OR's, a direct input into a 3-input NAND.	3-191
ON9x	Family of OR-NAND circuits - one 3-input OR's, one 2-input OR, & a direct input into a 3-input NAND.	3-193
ONAx	Family of OR-NAND circuits - two 3-input OR's, a direct input into a 3-input NAND.	3-195

Core Selection Guide



AMI500SXSC 0.5 micron CMOS Standard Cell

Complex Gates (cont)

Name	Description	Page
ONBx	Family of OR-NAND circuits - three 2-input OR's into a 3-input NAND.	3-197
ONCx	Family of OR-NAND circuits - one 3-input OR, two 2-input OR's into a 3-input NAND.	3-199
ONDx	Family of OR-NAND circuits - two 3-input OR's, one 2-input OR into a 3-input NAND.	3-201
ONEx	Family of OR-NAND circuits - three 3-input OR's into a 3-input NAND.	3-203

Inverting Drivers

INVx	Family of inverters which perform the logical NOT function.....	3-123
------	---	-------

Internal 3-State Drivers

ITAx	Family of non-inverting internal tristate buffers with active low enable	3-125
ITBx	Family of inverting internal tristate buffers with active low enable	3-127
ITD1x	Family of inverting internal tristate buffers with active high enable.....	3-129
ITEx	Family of two-phase inverting internal tristate buffers.....	3-131

Clock Drivers

IIDx	Family of non-inverting clock drivers with a single output.....	3-121
------	---	-------

Muxes and Decoders

DC2x	Family of two-to-four line decoder/demultiplexers with active low enable	3-45
DC3x	Family of three-to-eight line decoder/demultiplexers with active low enable	3-47
MX2x	Family of two-to-one digital multiplexers.....	3-145
MX4x	Family of four-to-one digital multiplexers	3-147
MX8x	Family of eight-to-one digital multiplexers.....	3-150
MXI2x	Family of inverting two-to-one digital multiplexers	3-153

Sequential Logic

DF00x	Family of static, master-slave D F/F w/o SET or RESET w/unbuff output.....	3-49
DF011	Static, master-slave D F/F, RESET is async and active low w/unbuff output.....	3-51
DF021	Static, master-slave D F/F, SET is async and active low w/unbuff output.....	3-53
DF031	Static, master-slave D F/F, SET and RESET are async and active low w/unbuff output	3-55
DF10x	Family of static, master-slave D F/F, SET is async and active low w/buff outputs	3-57
DF11x	Family of static, master-slave D F/F, RESET is async and active low w/buff outputs	3-60
DF12x	Family of static, master-slave D F/F, SET and RESET are async and active low w/buff outputs	3-63
DF1Fx	Family of static, master-slave D F/F w/o SET or RESET w/buff outputs	3-67
DF20x	Family of static, master-slave, muxed scan D F/F w/o SET or RESET w/unbuff output.....	3-70
DF211	Static, master-slave, muxed scan D F/F, async low RESET w/unbuff output.....	3-73
DF221	Static, master-slave, muxed scan D F/F, Async low SET w/unbuff output	3-75
DF231	Static, master-slave, muxed scan D F/F, Async low SET & RESET w/unbuff output.....	3-77
DF40x	Family of static, master-slave, muxed scan D F/F, Async low SET w/buff outputs	3-79
DF41x	Family of static, master-slave, muxed scan D F/F, Async low RESET w/buff outputs	3-82
DF42x	Family of static, master-slave, muxed scan D F/F, Async low SET & RESET w/buff outputs	3-85
DF4Fx	Family of static, master-slave, muxed scan D F/F w/o SET or RESET w/buff outputs	3-89
DL00x	Family of transparent, unbuff D latch w/active low gate and w/o SET or RESET.....	3-92
DL011	Transparent, unbuff D latch w/active low gate, RESET is active low.....	3-94
DL021	Transparent, unbuff D latch w/active low gate, SET is active low.....	3-96
DL031	Transparent, unbuff D latch w/active low gate, RESET and SET are active low	3-98
DL63x	Family of transparent, buff D latches w/active low gate and w/o SET or RESET	3-100

AMI500SXSC 0.5 micron CMOS Standard Cell

Sequential Logic (cont)

Name	Description	Page
DL64x	Family of transparent, buff D latches w/active low gate. RESET is active low	3-103
DL65x	Family of transparent, buff D latches w/active low gate. SET is active low	3-107
DL66x	Family of transparent, buff D latches w/active low gate. RESET and SET are active low.....	3-111
JK01x	Family of static, master-slave JK F/F w/active low async RESET w/unbuff output	3-133
JK02x	Family of static, master-slave JK F/F w/active low async SET w/unbuff output	3-136
JK031	Static, master-slave JK F/F w/active low async SET & RESET w/unbuff output.....	3-139
JK12x	Family of static, master-slave JK F/F w/active low async SET & RESET w/buff outputs	3-141
SLF00x	Family of multiplexed scan latch D-type F/F w/o set and reset, w/buff output.....	3-212
SLF01x	Family of multiplexed scan latch D-type F/F with active low async reset, w/buff output.....	3-217
SLF02x	Family of multiplexed scan latch D-type F/F with active low async set, w/buff output.....	3-223
SLF03x	Family of multiplexed scan latch D-type F/F with active low async set and reset, Output is w/buff output.....	3-229

Power Cells

CVDD	A resistive tie-up to the core V_{DD} bus for all cell inputs.	3-43
CVSS	A resistive tie-down to the core V_{SS} bus for all cell inputs.	3-44

Special Core Cells


BL02	Tristate bus latch that stores the final binary level on the bus when left undriven.	3-40
BR0x	Family of non-inverting bus receivers w/single output for output of tristate busses.	3-41
PORB	Power-on-reset	3-211
TD0x	Family of non-inverting time delays.	3-235

DATASHEETS

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

AA2x is a family of 2-input gates which perform the logical AND function.

Logic Symbol	Truth Table															
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>L</td> </tr> <tr> <td>H</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	B	Q	L	L	L	L	H	L	H	L	L	H	H	H
A	B	Q														
L	L	L														
L	H	L														
H	L	L														
H	H	H														

HDL Syntax

Verilog AA2x *inst_name* (Q, A, B);

VHDL..... *inst_name*: AA2x port map (Q, A, B);

Pin Loading

Pin Name	Equivalent Loads			
	AA21	AA22	AA24	AA26
A	1.0	1.0	1.9	1.9
B	1.0	1.0	2.0	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
AA21	1.3	1.936	2.8
AA22	1.6	2.606	4.0
AA24	2.9	5.144	7.7
AA26	3.7	6.522	10.7

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell

Propagation Delays (ns)


Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

Number of Equivalent Loads		1	3	6	10	13 (max)
AA21	From: Any Input	t_{PLH}	0.228	0.297	0.395	0.520
	To: Q	t_{PHL}	0.229	0.321	0.445	0.599
AA22	Number of Equivalent Loads		1	6	11	16
	From: Any Input	t_{PLH}	0.243	0.337	0.414	0.485
AA24	To: Q	t_{PHL}	0.254	0.366	0.459	0.550
	Number of Equivalent Loads		1	10	20	30
AA26	From: Any Input	t_{PLH}	0.218	0.297	0.370	0.439
	To: Q	t_{PHL}	0.220	0.327	0.425	0.517
Number of Equivalent Loads		1	14	29	44	58 (max)
AA26	From: Any Input	t_{PLH}	0.270	0.356	0.435	0.503
	To: Q	t_{PHL}	0.277	0.373	0.469	0.557

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell
Description

AA3x is a family of 3-input gates which perform the logical AND function.

Logic Symbol	Truth Table																				
 	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>X</td> <td>X</td> <td>L</td> </tr> <tr> <td>X</td> <td>L</td> <td>X</td> <td>L</td> </tr> <tr> <td>X</td> <td>X</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	B	C	Q	L	X	X	L	X	L	X	L	X	X	L	L	H	H	H	H
A	B	C	Q																		
L	X	X	L																		
X	L	X	L																		
X	X	L	L																		
H	H	H	H																		

HDL Syntax

Verilog AA3x *inst_name* (Q, A, B, C);

VHDL..... *inst_name*: AA3x port map (Q, A, B, C);

Pin Loading

Pin Name	Equivalent Loads			
	AA31	AA32	AA34	AA36
A	1.0	1.0	2.0	2.9
B	1.0	1.0	1.9	2.9
C	1.0	1.0	1.9	2.9

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
AA31	1.8	2.360	3.5
AA32	2.1	3.029	4.6
AA34	4.2	6.112	10.3
AA36	5.5	9.047	14.6

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process


	Number of Equivalent Loads		1	3	6	10	13 (max)
AA31	From: Any Input	t_{PLH}	0.258	0.330	0.431	0.557	0.644
	To: Q	t_{PHL}	0.260	0.351	0.482	0.647	0.764
AA32	Number of Equivalent Loads		1	6	11	16	22 (max)
	From: Any Input	t_{PLH}	0.298	0.394	0.469	0.543	0.638
AA34	To: Q	t_{PHL}	0.289	0.413	0.517	0.612	0.720
	Number of Equivalent Loads		1	10	20	30	40 (max)
AA36	From: Any Input	t_{PLH}	0.309	0.372	0.444	0.503	0.557
	To: Q	t_{PHL}	0.242	0.350	0.473	0.569	0.644
Number of Equivalent Loads		1	14	29	44	58 (max)	
AA36	From: Any Input	t_{PLH}	0.261	0.358	0.436	0.506	0.573
	To: Q	t_{PHL}	0.251	0.357	0.444	0.531	0.614

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

AA4x is a family of 4-input gates which perform the logical AND function.

Logic Symbol	Truth Table																														
 	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>D</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>X</td> <td>X</td> <td>X</td> <td>L</td> </tr> <tr> <td>X</td> <td>L</td> <td>X</td> <td>X</td> <td>L</td> </tr> <tr> <td>X</td> <td>X</td> <td>L</td> <td>X</td> <td>L</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	B	C	D	Q	L	X	X	X	L	X	L	X	X	L	X	X	L	X	L	X	X	X	L	L	H	H	H	H	H
A	B	C	D	Q																											
L	X	X	X	L																											
X	L	X	X	L																											
X	X	L	X	L																											
X	X	X	L	L																											
H	H	H	H	H																											

HDL Syntax

Verilog AA4x *inst_name* (Q, A, B, C, D);

VHDL..... *inst_name*: AA4x port map (Q, A, B, C, D);

Pin Loading

Pin Name	Equivalent Loads			
	AA41	AA42	AA44	AA46
A	1.0	1.0	2.9	2.9
B	1.0	1.0	2.9	2.9
C	1.0	1.0	2.9	2.9
D	1.0	1.0	3.0	3.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQLpd (Eq-load)
AA41	2.1	2.697	3.9
AA42	2.4	3.367	5.0
AA44	5.5	8.672	13.6
AA46	6.1	10.033	16.5

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)


 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	3	6	10	13 (max)
AA41	From: Any Input	t_{PLH}	0.283	0.359	0.466	0.596	0.684
	To: Q	t_{PHL}	0.289	0.383	0.517	0.684	0.799
AA42	Number of Equivalent Loads		1	6	11	16	22 (max)
	From: Any Input	t_{PLH}	0.323	0.419	0.506	0.591	0.690
AA44	To: Q	t_{PHL}	0.322	0.447	0.550	0.643	0.748
	Number of Equivalent Loads		1	10	20	30	40 (max)
AA46	From: Any Input	t_{PLH}	0.283	0.357	0.432	0.511	0.583
	To: Q	t_{PHL}	0.238	0.351	0.453	0.544	0.630
Number of Equivalent Loads		1	14	29	44	58 (max)	
AA46	From: Any Input	t_{PLH}	0.298	0.401	0.485	0.556	0.617
	To: Q	t_{PHL}	0.272	0.383	0.484	0.576	0.657

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell
Description

AN1x is a family of AND-NOR circuits consisting of two 2-input AND gates into a 2-input NOR gate.

Logic Symbol	Truth Table																																			
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>X</td><td>L</td><td>X</td><td>H</td></tr> <tr> <td>L</td><td>X</td><td>X</td><td>L</td><td>H</td></tr> <tr> <td>X</td><td>L</td><td>L</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>L</td><td>X</td><td>L</td><td>H</td></tr> <tr> <td>H</td><td>H</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>H</td><td>H</td><td>L</td></tr> </tbody> </table>	A	B	C	D	Q	L	X	L	X	H	L	X	X	L	H	X	L	L	X	H	X	L	X	L	H	H	H	X	X	L	X	X	H	H	L
A	B	C	D	Q																																
L	X	L	X	H																																
L	X	X	L	H																																
X	L	L	X	H																																
X	L	X	L	H																																
H	H	X	X	L																																
X	X	H	H	L																																

HDL Syntax

Verilog AN1x *inst_name* (Q, A, B, C, D);

VHDL..... *inst_name*: AN1x port map (Q, A, B, C, D);

Pin Loading

Pin Name	Equivalent Loads			
	AN11	AN12	AN14	AN16
A	1.0	1.0	1.0	1.9
B	1.0	1.0	1.0	1.9
C	1.0	1.0	1.0	2.0
D	1.0	1.0	1.0	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
AN11	1.8	1.428	3.0
AN12	2.9	4.342	7.2
AN14	3.7	5.062	9.1
AN16	6.3	10.040	18.1

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell

Propagation Delays (ns)


Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	2	4	7	9 (max)
AN11	From: Any Input	t_{PLH}	0.211	0.274	0.391	0.571	0.703
	To: Q	t_{PHL}	0.197	0.259	0.372	0.530	0.631
AN12	Number of Equivalent Loads		1	3	6	10	13 (max)
	From: Any Input	t_{PLH}	0.324	0.390	0.484	0.608	0.699
AN14	To: Q	t_{PHL}	0.379	0.462	0.584	0.746	0.866
	Number of Equivalent Loads		1	6	11	16	22 (max)
AN16	From: Any Input	t_{PLH}	0.354	0.444	0.521	0.593	0.674
	To: Q	t_{PHL}	0.402	0.533	0.633	0.720	0.816
Number of Equivalent Loads		1	10	20	30	40 (max)	
AN16	From: Any Input	t_{PLH}	0.316	0.397	0.465	0.533	0.604
	To: Q	t_{PHL}	0.374	0.466	0.556	0.658	0.768

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell
Description

AN2x is a family of AND-NOR circuits consisting of one 2-input AND gate and a direct input into a 2-input NOR gate.

Logic Symbol	Truth Table																
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>H</td> <td>X</td> <td>L</td> </tr> <tr> <td>X</td> <td>X</td> <td>H</td> <td>L</td> </tr> <tr> <td colspan="3">All other combinations</td> <td>H</td> </tr> </tbody> </table>	A	B	C	Q	H	H	X	L	X	X	H	L	All other combinations			H
A	B	C	Q														
H	H	X	L														
X	X	H	L														
All other combinations			H														

HDL Syntax

Verilog AN2x *inst_name* (Q, A, B, C);

VHDL..... *inst_name*: AN2x port map (Q, A, B, C);

Pin Loading

Pin Name	Equivalent Loads			
	AN21	AN22	AN24	AN26
A	1.0	1.0	1.0	1.9
B	1.0	1.0	1.0	2.0
C	1.0	1.0	1.0	1.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
AN21	1.6	1.196	2.5
AN22	2.6	3.847	6.7
AN24	3.4	4.569	8.7
AN26	5.5	8.369	16.7

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process


	Number of Equivalent Loads		1	2	4	7	9 (max)
AN21	From: Any Input	t_{PLH}	0.140	0.198	0.311	0.469	0.569
	To: Q	t_{PHL}	0.214	0.279	0.399	0.575	0.697
AN22	Number of Equivalent Loads		1	3	6	10	13 (max)
	From: Any Input	t_{PLH}	0.328	0.397	0.493	0.614	0.702
AN24	To: Q	t_{PHL}	0.383	0.474	0.600	0.756	0.869
	Number of Equivalent Loads		1	6	11	16	22 (max)
AN26	From: Any Input	t_{PLH}	0.352	0.440	0.516	0.587	0.667
	To: Q	t_{PHL}	0.415	0.531	0.631	0.725	0.832
Number of Equivalent Loads		1	10	20	30	40 (max)	
AN26	From: Any Input	t_{PLH}	0.319	0.383	0.456	0.534	0.614
	To: Q	t_{PHL}	0.375	0.477	0.573	0.661	0.747

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

AN3x is a family of AND-NOR circuits consisting of one 2-input AND gate, and two direct inputs into a 3-input NOR gate.

Logic Symbol	Truth Table																														
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>X</td><td>L</td><td>L</td><td>H</td></tr> <tr> <td>X</td><td>L</td><td>L</td><td>L</td><td>H</td></tr> <tr> <td>H</td><td>H</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>H</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>H</td><td>L</td></tr> </tbody> </table>	A	B	C	D	Q	L	X	L	L	H	X	L	L	L	H	H	H	X	X	L	X	X	H	X	L	X	X	X	H	L
A	B	C	D	Q																											
L	X	L	L	H																											
X	L	L	L	H																											
H	H	X	X	L																											
X	X	H	X	L																											
X	X	X	H	L																											

HDL Syntax

Verilog AN3x *inst_name* (Q, A, B, C, D);

VHDL..... *inst_name*: AN3x port map (Q, A, B, C, D);

Pin Loading

Pin Name	Equivalent Loads			
	AN31	AN32	AN34	AN36
A	1.0	1.0	1.0	1.9
B	1.0	1.0	1.0	1.9
C	1.0	1.0	1.0	2.0
D	1.0	1.0	1.0	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
AN31	1.8	1.594	3.0
AN32	2.9	3.766	7.2
AN34	3.7	4.499	9.3
AN36	6.3	8.899	18.4

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

Core Logic


	Number of Equivalent Loads		1	2	4	5	7 (max)
AN31	From: Any Input	t_{PLH}	0.175	0.244	0.371	0.436	0.576
	To: Q	t_{PHL}	0.255	0.335	0.488	0.564	0.715
AN32	Number of Equivalent Loads		1	3	6	10	13 (max)
	From: Any Input	t_{PLH}	0.310	0.376	0.470	0.593	0.684
AN34	To: Q	t_{PHL}	0.395	0.481	0.602	0.757	0.869
	Number of Equivalent Loads		1	6	11	16	22 (max)
AN36	From: Any Input	t_{PLH}	0.331	0.423	0.498	0.567	0.644
	To: Q	t_{PHL}	0.432	0.561	0.664	0.757	0.861
Number of Equivalent Loads		1	10	20	30	40 (max)	
AN36	From: Any Input	t_{PLH}	0.318	0.386	0.449	0.515	0.584
	To: Q	t_{PHL}	0.376	0.493	0.594	0.684	0.767

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

AN4x is a family of AND-NOR circuits consisting of one 3-input AND gate, and a direct input into a 2-input NOR gate.

Logic Symbol	Truth Table																				
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>D</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>H</td> <td>H</td> <td>X</td> <td>L</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>H</td> <td>L</td> </tr> <tr> <td colspan="4">All other combinations</td> <td>H</td> </tr> </tbody> </table>	A	B	C	D	Q	H	H	H	X	L	X	X	X	H	L	All other combinations				H
A	B	C	D	Q																	
H	H	H	X	L																	
X	X	X	H	L																	
All other combinations				H																	

Core Logic

HDL Syntax

Verilog AN4x *inst_name* (Q, A, B, C, D);

VHDL..... *inst_name*: AN4x port map (Q, A, B, C, D);

Pin Loading

Pin Name	Equivalent Loads			
	AN41	AN42	AN44	AN46
A	1.0	1.0	1.0	1.9
B	1.0	1.0	1.0	2.0
C	1.0	1.0	1.0	2.0
D	1.0	1.0	1.0	1.0

Size And Power Characteristics

Cell	Equivalent Gates	Size And Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
AN41	1.8	1.311	3.1
AN42	2.9	4.256	7.4
AN44	4.0	4.996	9.5
AN46	6.1	9.202	18.1

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

Core Logic


	Number of Equivalent Loads		1	2	4	5	7 (max)
AN41	From: Any Input	t_{PLH}	0.171	0.233	0.350	0.406	0.514
	To: Q	t_{PHL}	0.259	0.334	0.475	0.546	0.691
AN42	Number of Equivalent Loads		1	3	6	10	13 (max)
	From: Any Input	t_{PLH}	0.361	0.431	0.526	0.644	0.728
AN44	To: Q	t_{PHL}	0.423	0.517	0.643	0.798	0.909
	Number of Equivalent Loads		1	6	11	16	22 (max)
AN46	From: Any Input	t_{PLH}	0.390	0.482	0.558	0.628	0.706
	To: Q	t_{PHL}	0.456	0.574	0.673	0.762	0.864
Number of Equivalent Loads		1	10	20	30	40 (max)	
AN46	From: Any Input	t_{PLH}	0.358	0.426	0.503	0.576	0.643
	To: Q	t_{PHL}	0.427	0.520	0.617	0.711	0.803

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

AN5x is a family of AND-NOR circuits consisting of one 3-input AND gate and one 2-input AND gate into a 2-input NOR gate.

Logic Symbol	Truth Table																								
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>Q</th></tr> </thead> <tbody> <tr> <td>H</td><td>H</td><td>H</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>H</td><td>H</td><td>L</td></tr> <tr> <td align="center" colspan="5">All other combinations</td><td>H</td></tr> </tbody> </table>	A	B	C	D	E	Q	H	H	H	X	X	L	X	X	X	H	H	L	All other combinations					H
A	B	C	D	E	Q																				
H	H	H	X	X	L																				
X	X	X	H	H	L																				
All other combinations					H																				

HDL Syntax

Verilog AN5x *inst_name* (Q, A, B, C, D, E);

VHDL..... *inst_name*: AN5x port map (Q, A, B, C, D, E);

Pin Loading

Pin Name	Equivalent Loads		
	AN52	AN54	AN56
A	1.0	1.0	1.9
B	1.0	1.0	1.9
C	1.0	1.0	1.9
D	1.0	1.0	1.9
E	1.0	1.0	1.9

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
AN52	3.2	4.753	7.9
AN54	3.7	5.459	9.3
AN56	7.4	10.933	20.3

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process


	Number of Equivalent Loads		1	3	6	10	13 (max)
AN52	From: Any Input	t_{PLH}	0.354	0.414	0.509	0.640	0.739
	To: Q	t_{PHL}	0.440	0.525	0.643	0.792	0.901
AN54	Number of Equivalent Loads		1	6	11	16	22 (max)
	From: Any Input	t_{PLH}	0.390	0.471	0.549	0.625	0.716
AN56	To: Q	t_{PHL}	0.449	0.571	0.673	0.767	0.874
	Number of Equivalent Loads		1	10	20	30	40 (max)
AN56	From: Any Input	t_{PLH}	0.355	0.418	0.495	0.575	0.655
	To: Q	t_{PHL}	0.435	0.511	0.595	0.691	0.797

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

AN6x is a family of AND-NOR circuits consisting of two 3-input AND gates into a 2-input NOR gate.

Logic Symbol	Truth Table																												
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>Q</th></tr> </thead> <tbody> <tr> <td>H</td><td>H</td><td>H</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>H</td><td>H</td><td>H</td><td>L</td></tr> <tr> <td colspan="6">All other combinations</td><td>H</td></tr> </tbody> </table>	A	B	C	D	E	F	Q	H	H	H	X	X	X	L	X	X	X	H	H	H	L	All other combinations						H
A	B	C	D	E	F	Q																							
H	H	H	X	X	X	L																							
X	X	X	H	H	H	L																							
All other combinations						H																							

HDL Syntax

Verilog AN6x *inst_name* (Q, A, B, C, D, E, F);
VHDL..... *inst_name*: AN6x port map (Q, A, B, C, D, E, F);

Pin Loading

Pin Name	Equivalent Loads		
	AN62	AN64	AN66
A	1.0	1.0	1.9
B	1.0	1.0	2.0
C	1.0	1.0	2.0
D	1.0	1.0	2.0
E	1.0	1.0	2.0
F	1.0	1.0	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
AN62	3.4	5.162	8.3
AN64	4.5	5.871	9.9
AN66	7.9	11.760	21.4

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process


	Number of Equivalent Loads		1	3	6	10	13 (max)
AN62	From: Any Input	t_{PLH}	0.360	0.426	0.517	0.631	0.713
	To: Q	t_{PHL}	0.440	0.530	0.652	0.803	0.911
AN64	Number of Equivalent Loads		1	6	11	16	22 (max)
	From: Any Input	t_{PLH}	0.386	0.477	0.553	0.623	0.701
AN66	To: Q	t_{PHL}	0.447	0.566	0.667	0.761	0.868
	Number of Equivalent Loads		1	10	20	30	40 (max)
AN66	From: Any Input	t_{PLH}	0.351	0.435	0.511	0.578	0.639
	To: Q	t_{PHL}	0.424	0.532	0.627	0.712	0.792

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

AN7x is a family of AND-NOR circuits consisting of one 3-input AND gate, and two direct inputs into a 3-input NOR gate.

Logic Symbol	Truth Table																														
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>Q</th></tr> </thead> <tbody> <tr> <td>H</td><td>H</td><td>H</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>H</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>H</td><td>L</td></tr> <tr> <td colspan="5">All other combinations</td><td>H</td></tr> </tbody> </table>	A	B	C	D	E	Q	H	H	H	X	X	L	X	X	X	H	X	L	X	X	X	X	H	L	All other combinations					H
A	B	C	D	E	Q																										
H	H	H	X	X	L																										
X	X	X	H	X	L																										
X	X	X	X	H	L																										
All other combinations					H																										

HDL Syntax

Verilog AN7x *inst_name* (Q, A, B, C, D, E);

VHDL..... *inst_name*: AN7x port map (Q, A, B, C, D, E);

Pin Loading

Pin Name	Equivalent Loads		
	AN72	AN74	AN76
A	1.0	1.0	1.9
B	1.0	1.0	2.0
C	1.0	1.0	2.0
D	1.0	1.0	2.0
E	1.0	1.0	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
AN72	3.2	4.298	7.8
AN74	3.7	5.008	9.6
AN76	7.1	9.990	20.2

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process


	Number of Equivalent Loads		1	3	6	10	13 (max)
AN72	From: Any Input	t_{PLH}	0.360	0.427	0.520	0.639	0.726
	To: Q	t_{PHL}	0.419	0.508	0.631	0.786	0.898
AN74	Number of Equivalent Loads		1	6	11	16	22 (max)
	From: Any Input	t_{PLH}	0.385	0.477	0.552	0.620	0.696
AN76	To: Q	t_{PHL}	0.450	0.570	0.668	0.758	0.859
	Number of Equivalent Loads		1	10	20	30	40 (max)
AN76	From: Any Input	t_{PLH}	0.354	0.434	0.509	0.575	0.637
	To: Q	t_{PHL}	0.425	0.538	0.632	0.714	0.791

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

AN8x is a family of AND-NOR circuits consisting of two 2-input AND gates, and a direct input into a 3-input NOR gate.

Logic Symbol	Truth Table																														
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>Q</th></tr> </thead> <tbody> <tr> <td>H</td><td>H</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>H</td><td>H</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>H</td><td>L</td></tr> <tr> <td align="center" colspan="5">All other combinations</td><td>H</td></tr> </tbody> </table>	A	B	C	D	E	Q	H	H	X	X	X	L	X	X	H	H	X	L	X	X	X	X	H	L	All other combinations					H
A	B	C	D	E	Q																										
H	H	X	X	X	L																										
X	X	H	H	X	L																										
X	X	X	X	H	L																										
All other combinations					H																										

HDL Syntax

Verilog AN8x *inst_name* (Q, A, B, C, D, E);

VHDL..... *inst_name*: AN8x port map (Q, A, B, C, D, E);

Pin Loading

Pin Name	Equivalent Loads		
	AN82	AN84	AN86
A	1.0	1.0	2.0
B	1.0	1.0	2.0
C	1.0	1.0	2.0
D	1.0	1.0	2.0
E	1.0	1.0	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
AN82	4.0	5.472	9.6
AN84	4.5	6.160	11.4
AN86	7.9	12.294	22.7

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process


	Number of Equivalent Loads		1	3	6	10	13 (max)
AN82	From: Any Input	t_{PLH}	0.360	0.428	0.526	0.653	0.746
	To: Q	t_{PHL}	0.429	0.515	0.634	0.789	0.903
AN84	Number of Equivalent Loads		1	6	11	16	22 (max)
	From: Any Input	t_{PLH}	0.394	0.490	0.568	0.640	0.719
AN86	To: Q	t_{PHL}	0.444	0.568	0.671	0.764	0.868
	Number of Equivalent Loads		1	10	20	30	40 (max)
AN86	From: Any Input	t_{PLH}	0.379	0.469	0.546	0.616	0.681
	To: Q	t_{PHL}	0.403	0.507	0.607	0.700	0.789

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

AN9x is a family of AND-NOR circuits consisting of one 3-input AND gate, one 2-input AND gate, and a direct input into a 3-input NOR gate.

Logic Symbol	Truth Table																																			
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>Q</th></tr> </thead> <tbody> <tr> <td>H</td><td>H</td><td>H</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>H</td><td>H</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td><td>L</td></tr> <tr> <td align="center" colspan="6">All other combinations</td><td>H</td></tr> </tbody> </table>	A	B	C	D	E	F	Q	H	H	H	X	X	X	L	X	X	X	H	H	X	L	X	X	X	X	X	H	L	All other combinations						H
A	B	C	D	E	F	Q																														
H	H	H	X	X	X	L																														
X	X	X	H	H	X	L																														
X	X	X	X	X	H	L																														
All other combinations						H																														

Core Logic

HDL Syntax

Verilog AN9x *inst_name* (Q, A, B, C, D, E, F);

VHDL *inst_name*: AN9x port map (Q, A, B, C, D, E, F);

Pin Loading

Pin Name	Equivalent Loads		
	AN92	AN94	AN96
A	1.0	1.0	1.9
B	1.0	1.0	2.0
C	1.0	1.0	1.9
D	1.0	1.0	2.0
E	1.0	1.0	2.0
F	1.0	1.0	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EOL_{pd} (Eq-load)
AN92	4.2	5.882	10.2
AN94	4.7	6.564	11.6
AN96	9.0	13.189	24.2

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)


 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	3	6	10	13 (max)
AN92	From: Any Input	t_{PLH}	0.397	0.466	0.565	0.691	0.783
	To: Q	t_{PHL}	0.465	0.555	0.681	0.842	0.958
AN94	Number of Equivalent Loads		1	6	11	16	22 (max)
	From: Any Input	t_{PLH}	0.428	0.526	0.607	0.681	0.765
AN96	To: Q	t_{PHL}	0.492	0.617	0.716	0.810	0.922
	Number of Equivalent Loads		1	10	20	30	40 (max)
AN96	From: Any Input	t_{PLH}	0.444	0.526	0.614	0.700	0.785
	To: Q	t_{PHL}	0.491	0.607	0.715	0.812	0.906

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell
Description

ANAx is a family of AND-NOR circuits consisting of two 3-input AND gates, and a direct input into a 3-input NOR gate.

Logic Symbol	Truth Table																																								
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>G</th><th>Q</th></tr> </thead> <tbody> <tr> <td>H</td><td>H</td><td>H</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>H</td><td>H</td><td>H</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td><td>L</td></tr> <tr> <td align="center" colspan="7">All other combinations</td><td>H</td></tr> </tbody> </table>	A	B	C	D	E	F	G	Q	H	H	H	X	X	X	X	L	X	X	X	H	H	H	X	L	X	X	X	X	X	X	H	L	All other combinations							H
A	B	C	D	E	F	G	Q																																		
H	H	H	X	X	X	X	L																																		
X	X	X	H	H	H	X	L																																		
X	X	X	X	X	X	H	L																																		
All other combinations							H																																		

HDL Syntax

Verilog ANAx *inst_name* (Q, A, B, C, D, E, F, G);

VHDL *inst_name*: ANAx port map (Q, A, B, C, D, E, F, G);

Pin Loading

Pin Name	Equivalent Loads		
	ANA2	ANA4	ANA6
A	1.0	1.0	2.0
B	1.0	1.0	1.9
C	1.0	1.0	1.9
D	1.0	1.0	2.0
E	1.0	1.0	2.0
F	1.0	1.0	2.0
G	1.0	1.0	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
ANA2	4.5	6.292	10.9
ANA4	5.0	6.976	11.9
ANA6	9.8	14.068	25.8

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	3	6	10	13 (max)
ANA2	From: Any Input	t_{PLH}	0.405	0.474	0.568	0.685	0.769
	To: Q	t_{PHL}	0.463	0.554	0.677	0.831	0.941
ANA4	Number of Equivalent Loads		1	6	11	16	22 (max)
	From: Any Input	t_{PLH}	0.415	0.516	0.597	0.669	0.750
ANA6	To: Q	t_{PHL}	0.479	0.606	0.706	0.795	0.894
		t_{PLH}	0.399	0.513	0.598	0.660	0.712
	Number of Equivalent Loads		1	10	20	30	40 (max)
	From: Any Input	t_{PLH}	0.449	0.561	0.667	0.757	0.836

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

ANBx is a family of AND-NOR circuits consisting of three 2-input AND gates into a 3-input NOR gate.

Logic Symbol	Truth Table																																			
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>Q</th></tr> </thead> <tbody> <tr> <td>H</td><td>H</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>H</td><td>H</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>H</td><td>H</td><td>L</td></tr> <tr> <td align="center" colspan="6">All other combinations</td><td>H</td></tr> </tbody> </table>	A	B	C	D	E	F	Q	H	H	X	X	X	X	L	X	X	H	H	X	X	L	X	X	X	X	H	H	L	All other combinations						H
A	B	C	D	E	F	Q																														
H	H	X	X	X	X	L																														
X	X	H	H	X	X	L																														
X	X	X	X	H	H	L																														
All other combinations						H																														

HDL Syntax

Verilog ANBx *inst_name* (Q, A, B, C, D, E, F);
 VHDL..... *inst_name*: ANBx port map (Q, A, B, C, D, E, F);

Pin Loading

Pin Name	Equivalent Loads		
	ANB2	ANB4	ANB6
A	1.0	1.0	2.0
B	1.0	1.0	2.0
C	1.0	1.0	2.0
D	1.0	1.0	2.0
E	1.0	1.0	1.9
F	1.0	1.0	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Size And Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	$E_{QL_{pd}}$ (Eq-load)
ANB2	4.0	5.962	10.1
ANB4	5.0	6.666	11.8
ANB6	9.0	13.355	24.6

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)


 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	3	6	10	13 (max)
ANB2	From: Any Input	t_{PLH}	0.358	0.426	0.522	0.646	0.737
	To: Q	t_{PHL}	0.413	0.503	0.630	0.790	0.907
ANB4	Number of Equivalent Loads		1	6	11	16	22 (max)
	From: Any Input	t_{PLH}	0.397	0.490	0.568	0.640	0.722
ANB6	From: Any Input	t_{PLH}	0.362	0.466	0.548	0.619	0.683
	To: Q	t_{PHL}	0.409	0.526	0.626	0.708	0.779

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell
Description

ANCx is a family of AND-NOR circuits consisting of one 3-input AND gate and two 2-input AND gates into a 3-input NOR gate.

Logic Symbol	Truth Table																																								
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>G</th><th>Q</th></tr> </thead> <tbody> <tr> <td>H</td><td>H</td><td>H</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>H</td><td>H</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td><td>H</td><td>L</td></tr> <tr> <td align="center" colspan="7">All other combinations</td><td>H</td></tr> </tbody> </table>	A	B	C	D	E	F	G	Q	H	H	H	X	X	X	X	L	X	X	X	H	H	X	X	L	X	X	X	X	X	H	H	L	All other combinations							H
A	B	C	D	E	F	G	Q																																		
H	H	H	X	X	X	X	L																																		
X	X	X	H	H	X	X	L																																		
X	X	X	X	X	H	H	L																																		
All other combinations							H																																		

HDL Syntax

Verilog ANCx *inst_name* (Q, A, B, C, D, E, F, G);

VHDL..... *inst_name*: ANCx port map (Q, A, B, C, D, E, F, G);

Pin Loading

Pin Name	Equivalent Loads		
	ANC2	ANC4	ANC6
A	1.0	1.0	1.9
B	1.0	1.0	1.9
C	1.0	1.0	1.9
D	1.0	1.0	2.0
E	1.0	1.0	2.0
F	1.0	1.0	2.0
G	1.0	1.0	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Size And Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EOL_{pd} (Eq-load)
ANC2	4.2	6.372	10.7
ANC4	5.0	7.085	12.2
ANC6	9.8	14.233	25.6

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process


	Number of Equivalent Loads		1	3	6	10	13 (max)
ANC2	From: Any Input	t_{PLH}	0.396	0.465	0.561	0.683	0.772
	To: Q	t_{PHL}	0.461	0.552	0.677	0.836	0.951
ANC4	Number of Equivalent Loads		1	6	11	16	22 (max)
	From: Any Input	t_{PLH}	0.422	0.511	0.591	0.667	0.755
ANC6	To: Q	t_{PHL}	0.477	0.599	0.700	0.790	0.892
	Number of Equivalent Loads		1	10	20	30	40 (max)
ANC6	From: Any Input	t_{PLH}	0.391	0.496	0.571	0.639	0.704
	To: Q	t_{PHL}	0.456	0.561	0.662	0.753	0.836

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

ANDx is a family of AND-NOR circuits consisting of two 3-input AND gates and one 2-input AND gate into a 3-input NOR gate.

Logic Symbol		Truth Table																																																					
		<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>G</th><th>H</th><th>Q</th></tr> </thead> <tbody> <tr> <td>H</td><td>H</td><td>H</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>H</td><td>H</td><td>H</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td><td>H</td><td>L</td></tr> <tr> <td colspan="8">All other combinations</td><td>H</td></tr> </tbody> </table>									A	B	C	D	E	F	G	H	Q	H	H	H	X	X	X	X	X	L	X	X	X	H	H	H	X	X	L	X	X	X	X	X	X	H	H	L	All other combinations								H
A	B	C	D	E	F	G	H	Q																																															
H	H	H	X	X	X	X	X	L																																															
X	X	X	H	H	H	X	X	L																																															
X	X	X	X	X	X	H	H	L																																															
All other combinations								H																																															

HDL Syntax

Verilog ANDx *inst_name* (Q, A, B, C, D, E, F, G, H);

VHDL *inst_name*: ANDx port map (Q, A, B, C, D, E, F, G, H);

Pin Loading

Pin Name	Equivalent Loads		
	AND2	AND4	AND6
A	1.0	1.0	1.9
B	1.0	1.0	1.9
C	1.0	1.0	1.9
D	1.0	1.0	1.9
E	1.0	1.0	2.0
F	1.0	1.0	1.9
G	1.0	1.0	2.0
H	1.0	1.0	2.0

AMI500SXSC 0.5 micron CMOS Standard Cell

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
AND2	5.0	6.802	11.2
AND4	5.0	7.480	12.8
AND6	10.8	15.128	27.4

a. See page 2-13 for power equation.

Propagation Delays (ns)


Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	3	6	10	13 (max)
	From: Any Input	t_{PLH}	0.396	0.471	0.570	0.690	0.775
AND2	To: Q	t_{PHL}	0.460	0.558	0.686	0.840	0.948
	Number of Equivalent Loads		1	6	11	16	22 (max)
AND4	From: Any Input	t_{PLH}	0.454	0.557	0.640	0.714	0.796
	To: Q	t_{PHL}	0.488	0.614	0.714	0.804	0.903
AND6	Number of Equivalent Loads		1	10	20	30	40 (max)
	From: Any Input	t_{PLH}	0.392	0.483	0.569	0.648	0.722
	To: Q	t_{PHL}	0.481	0.571	0.665	0.764	0.856

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell
Description

ANEx is a family of AND-NOR circuits consisting of three 3-input AND gates into a 3-input NOR gate.

Logic Symbol	Truth Table																																																		
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>G</th><th>H</th><th>I</th><th>Q</th></tr> </thead> <tbody> <tr> <td>H</td><td>H</td><td>H</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>H</td><td>H</td><td>H</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td><td>H</td><td>H</td><td>L</td></tr> <tr> <td colspan="9">All other combinations</td><td>H</td></tr> </tbody> </table>	A	B	C	D	E	F	G	H	I	Q	H	H	H	X	X	X	X	X	X	L	X	X	X	H	H	H	X	X	X	L	X	X	X	X	X	X	H	H	H	L	All other combinations									H
A	B	C	D	E	F	G	H	I	Q																																										
H	H	H	X	X	X	X	X	X	L																																										
X	X	X	H	H	H	X	X	X	L																																										
X	X	X	X	X	X	H	H	H	L																																										
All other combinations									H																																										

HDL Syntax

Verilog ANEx *inst_name* (Q, A, B, C, D, E, F, G, H, I);

VHDL..... *inst_name*: ANEx port map (Q, A, B, C, D, E, F, G, H, I);

Pin Loading

Pin Name	Equivalent Loads		
	ANE2	ANE4	ANE6
A	1.0	1.0	1.9
B	1.0	1.0	1.9
C	1.0	1.0	1.9
D	1.0	1.0	1.9
E	1.0	1.0	2.0
F	1.0	1.0	1.9
G	1.0	1.0	2.0
H	1.0	1.0	2.0
I	1.0	1.0	2.0

AMI500SXSC 0.5 micron CMOS Standard Cell

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
ANE2	5.3	7.216	12.1
ANE4	5.8	7.918	13.8
ANE6	11.6	16.011	29.3

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	3	6	10	13 (max)
	From: Any Input	t_{PLH}	0.394	0.460	0.557	0.683	0.777
ANE2	To: Q	t_{PHL}	0.471	0.557	0.677	0.830	0.941
	Number of Equivalent Loads		1	6	11	16	22 (max)
ANE4	From: Any Input	t_{PLH}	0.434	0.528	0.607	0.679	0.760
	To: Q	t_{PHL}	0.494	0.626	0.728	0.817	0.915
ANE6	Number of Equivalent Loads		1	10	20	30	40 (max)
	From: Any Input	t_{PLH}	0.343	0.460	0.577	0.650	0.705
	To: Q	t_{PHL}	0.450	0.568	0.670	0.761	0.848

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell
Description

AU1x is a family of combinational one-bit full adders.

Logic Symbol		Truth Table				
		CI	A	B	S	CO
		L	L	L	L	L
		L	L	H	H	L
		L	H	L	H	L
		L	H	H	L	H
		H	L	L	H	L
		H	L	H	L	H
		H	H	L	L	H
		H	H	H	H	H

HDL Syntax

Verilog AU1x *inst_name* (CO, S, A, B, CI);

VHDL..... *inst_name*: AU1x port map (CO, S, A, B, CI);

Pin Loading

Pin Name	Equivalent Loads	
	AU11	AU12
A	4.7	9.8
B	4.6	9.9
CI	3.6	7.5

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
AU11	5.0	6.329	12.8
AU12	13.2	13.050	27.4

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell

Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process


Core Logic

	Number of Equivalent Loads		1	3	6	10	13 (max)
AU11	From: A	t_{PLH}	0.435	0.515	0.611	0.721	0.797
	To: S	t_{PHL}	0.780	0.875	1.003	1.161	1.274
	From: B	t_{PLH}	0.388	0.460	0.554	0.668	0.748
	To: S	t_{PHL}	0.871	0.974	1.106	1.264	1.375
	From: Cl	t_{PLH}	0.360	0.440	0.541	0.659	0.742
	To: S	t_{PHL}	0.872	0.978	1.108	1.260	1.365
AU12	From: A	t_{PLH}	0.382	0.464	0.572	0.702	0.794
	To: CO	t_{PHL}	0.488	0.602	0.747	0.920	1.040
	From: B	t_{PLH}	0.393	0.475	0.582	0.712	0.803
	To: CO	t_{PHL}	0.507	0.617	0.757	0.926	1.042
	From: Cl	t_{PLH}	0.394	0.472	0.574	0.699	0.788
	To: CO	t_{PHL}	0.395	0.505	0.649	0.814	0.934
	Number of Equivalent Loads		1	6	11	16	22 (max)
AU12	From: A	t_{PLH}	0.448	0.562	0.642	0.709	0.781
	To: S	t_{PHL}	0.680	0.819	0.933	1.036	1.151
	From: B	t_{PLH}	0.386	0.489	0.571	0.645	0.727
	To: S	t_{PHL}	0.742	0.894	1.008	1.109	1.219
	From: Cl	t_{PLH}	0.349	0.454	0.539	0.616	0.703
	To: S	t_{PHL}	0.748	0.894	1.004	1.102	1.208
	From: A	t_{PLH}	0.278	0.373	0.460	0.542	0.636
AU12	To: CO	t_{PHL}	0.421	0.577	0.698	0.806	0.926
	From: B	t_{PLH}	0.287	0.384	0.466	0.541	0.627
	To: CO	t_{PHL}	0.416	0.574	0.700	0.812	0.935
	From: Cl	t_{PLH}	0.293	0.389	0.468	0.540	0.622
	To: CO	t_{PHL}	0.324	0.472	0.589	0.694	0.811

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Logic Schematic




Core
Logic

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

BL02 is a tristate bus latch that stores the final binary level on the bus when left undriven.

Core Logic

Logic Symbol	Truth Table	Pin Loading				
	N/A	<table border="1"><thead><tr><th></th><th>Equivalent Load</th></tr></thead><tbody><tr><td>IO</td><td>3.4</td></tr></tbody></table>		Equivalent Load	IO	3.4
	Equivalent Load					
IO	3.4					

Equivalent Gates 2.4

HDL Syntax

Verilog BL02 *inst_name* (IO);

VHDL *inst_name*: BL02 port map (IO);



Size And Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	0.993	nA
EQL_{pd}	4.7	Eq-load

See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Description

BR0x is a family of non-inverting bus receivers with a single output to be used as the output of tristate busses.

Logic Symbol	Truth Table						
 	<table border="1"> <tr> <td>A</td><td>Q</td></tr> <tr> <td>L</td><td>L</td></tr> <tr> <td>H</td><td>H</td></tr> </table>	A	Q	L	L	H	H
A	Q						
L	L						
H	H						

Core Logic
HDL Syntax

Verilog BR0x *inst_name* (Q, A);
 VHDL..... *inst_name*: BR0x port map (Q, A);

Pin Loading

Pin Name	Equivalent Loads		
	BR02	BR04	BR06
A	1.0	2.0	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
BR02	1.3	2.126	3.7
BR04	2.4	4.178	6.6
BR06	2.6	5.552	9.8

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

		Number of Equivalent Loads		1	6	11	16	22 (max)
BR02	From: Any Input	t_{PLH}	0.213	0.308	0.375	0.436	0.510	
	To: Q	t_{PHL}	0.205	0.323	0.413	0.496	0.597	
BR04	Number of Equivalent Loads		1	10	20	30	40 (max)	
	From: Any Input	t_{PLH}	0.211	0.258	0.301	0.364	0.447	
BR06	To: Q	t_{PHL}	0.191	0.290	0.379	0.463	0.543	
	Number of Equivalent Loads		1	14	29	44	58 (max)	
	From: Any Input	t_{PLH}	0.179	0.279	0.368	0.434	0.481	
	To: Q	t_{PHL}	0.245	0.350	0.429	0.506	0.581	

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell**Description**


CVDD is the resistive tie-up to the core V_{DD} bus for all cell inputs.

Equivalent Gates 1.1

HDL Syntax

Verilog CVDD *inst_name* (Q);

VHDL..... *inst_name*: CVDD port map (Q);



Core
Logic

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

CVSS is the resistive tie-down to the core V_{SS} bus for all cell inputs.


Equivalent Gates 1.0

HDL Syntax

Verilog CVSS *inst_name* (Q);

VHDL..... *inst_name*: CVSS port map (Q);

Core Logic



AMI500SXSC 0.5 micron CMOS Standard Cell
Description

DC2x is a family of two-to-four line decoder/demultiplexers with active low enable.

Logic Symbol	Truth Table																																										
	<table border="1"> <thead> <tr> <th>EN</th> <th>S1</th> <th>S0</th> <th>Q0N</th> <th>Q1N</th> <th>Q2N</th> <th>Q3N</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>X</td> <td>X</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> </tr> <tr> <td>L</td> <td>L</td> <td>L</td> <td>L</td> <td>H</td> <td>H</td> <td>H</td> </tr> <tr> <td>L</td> <td>L</td> <td>H</td> <td>H</td> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>L</td> <td>H</td> <td>L</td> <td>H</td> <td>H</td> <td>L</td> <td>H</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>L</td> </tr> </tbody> </table>	EN	S1	S0	Q0N	Q1N	Q2N	Q3N	H	X	X	H	H	H	H	L	L	L	L	H	H	H	L	L	H	H	L	H	H	L	H	L	H	H	L	H	L	H	H	H	H	H	L
EN	S1	S0	Q0N	Q1N	Q2N	Q3N																																					
H	X	X	H	H	H	H																																					
L	L	L	L	H	H	H																																					
L	L	H	H	L	H	H																																					
L	H	L	H	H	L	H																																					
L	H	H	H	H	H	L																																					

HDL Syntax

Verilog DC2x *inst_name* (Q0N, Q1N, Q2N, Q3N, EN, S0, S1);
VHDL..... *inst_name*: DC2x port map (Q0N, Q1N, Q2N, Q3N, EN, S0, S1);

Pin Loading

Pin Name	Equivalent Loads	
	DC21	DC22
S0	3.1	3.6
S1	3.1	3.6
EN	1.0	4.6

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
DC21	6.1	8.616	17.5
DC22	7.4	9.257	19.9

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell**Propagation Delays (ns)**Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

Number of Equivalent Loads		1	2	4	5	7 (max)	
DC21	From: Sx To: QN	t_{PLH} t_{PHL}	0.264 0.287	0.311 0.350	0.396 0.475	0.437 0.537	0.514 0.660
	From: EN To: QN	t_{PLH} t_{PHL}	0.401 0.389	0.444 0.456	0.523 0.579	0.561 0.637	0.636 0.749
Number of Equivalent Loads		1	3	6	10	13 (max)	
DC22	From: Sx To: QN	t_{PLH} t_{PHL}	0.228 0.335	0.299 0.441	0.393 0.580	0.509 0.747	0.591 0.865
	From: EN To: QN	t_{PLH} t_{PHL}	0.257 0.419	0.330 0.522	0.428 0.657	0.550 0.819	0.638 0.934

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell
Description

DC3x is a family of three-to-eight line decoder/demultiplexers with active low enable.

Logic Symbol		Truth Table											
		EN	S2	S1	S0	Q0N	Q1N	Q2N	Q3N	Q4N	Q5N	Q6N	Q7N
-	DC3x	H	X	X	X	H	H	H	H	H	H	H	H
-		L	L	L	L	L	H	H	H	H	H	H	H
-		L	L	L	H	H	L	H	H	H	H	H	H
-		L	L	H	L	H	H	L	H	H	H	H	H
-		L	L	H	H	H	H	H	L	H	H	H	H
-		L	H	L	L	H	H	H	H	L	H	H	H
-		L	H	L	H	H	H	H	H	H	L	H	H
-		L	H	H	L	H	H	H	H	H	H	L	H
-		L	H	H	H	H	H	H	H	H	H	H	L

Core Logic
HDL Syntax

Verilog DC3x *inst_name* (Q0N, Q1N, Q2N, Q3N, Q4N, Q5N, Q6N, Q7N, EN, S0, S1, S2);

VHDL *inst_name* DC3x port map (Q0N, Q1N, Q2N, Q3N, Q4N, Q5N, Q6N, Q7N, EN, S0, S1, S2);

Pin Loading

Pin Name	Equivalent Loads	
	DC31	DC32
S0	5.4	5.7
S1	5.6	5.7
S2	5.4	5.3
EN	1.0	1.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
DC31	12.7	18.457	41.8
DC32	17.1	21.546	59.9

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell


Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	2	3	4	6 (max)
DC31	From: Sx	t_{PLH}	0.341	0.390	0.439	0.490	0.591
	To: QN	t_{PHL}	0.377	0.452	0.527	0.602	0.754
DC32	From: EN	t_{PLH}	0.609	0.656	0.702	0.749	0.842
	To: QN	t_{PHL}	0.559	0.627	0.700	0.776	0.934
	Number of Equivalent Loads		1	3	6	10	13 (max)
DC32	From: Sx	t_{PLH}	0.239	0.309	0.403	0.519	0.602
	To: QN	t_{PHL}	0.368	0.479	0.629	0.813	0.944
	From: EN	t_{PLH}	0.827	0.892	0.984	1.101	1.187
	To: QN	t_{PHL}	0.924	1.026	1.168	1.349	1.479


Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Logic Schematic



AMI500SXSC 0.5 micron CMOS Standard Cell
Description

DF00x is a family of static, master-slave D flip-flops without SET or RESET. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Table												
	<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>D</th> <th>C</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>↑</td> <td>H</td> </tr> <tr> <td>L</td> <td>↑</td> <td>L</td> </tr> <tr> <td>X</td> <td>L</td> <td>NC</td> </tr> </tbody> </table> <p>NC = No Change</p>	D	C	Q	H	↑	H	L	↑	L	X	L	NC
D	C	Q											
H	↑	H											
L	↑	L											
X	L	NC											

HDL Syntax

Verilog DF00x *inst_name* (Q, C, D);
 VHDL..... *inst_name*: DF00x port map (Q, C, D);

Pin Loading

Pin Name	Equivalent Loads	
	DF001	DF002
D	1.0	1.0
C	1.0	1.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
DF001	4.2	5.191	9.3
DF002	4.5	5.860	10.0

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

		Number of Equivalent Loads	1	3	6	10	13 (max)
DF001	From: C	t_{PLH}	0.545	0.605	0.695	0.815	0.905
	To: Q	t_{PHL}	0.460	0.553	0.676	0.829	0.938
DF002	Number of Equivalent Loads		1	6	11	16	22 (max)
	From: C	t_{PLH}	0.533	0.626	0.704	0.774	0.853
	To: Q	t_{PHL}	0.466	0.587	0.691	0.788	0.899


Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process


From	Delay (ns) To	Parameter	Cell	
			DF001	DF002
Min C Width	High	t_w	0.545	0.535
Min C Width	Low	t_w	0.569	0.545
Min D Setup		t_{su}	0.347	0.342
Min D Hold		t_h	0.167	0.161

Logic Schematic



AMI500SXSC 0.5 micron CMOS Standard Cell
Description

DF011 is a static, master-slave D flip-flop. RESET is asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Table	Pin Loading																												
	<table border="1"> <thead> <tr> <th>RN</th> <th>D</th> <th>C</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>X</td> <td>X</td> <td>L</td> </tr> <tr> <td>H</td> <td>L</td> <td>↑</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>↑</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>L</td> <td>NC</td> </tr> </tbody> </table> <p style="text-align: center;">NC = No Change</p>	RN	D	C	Q	L	X	X	L	H	L	↑	L	H	H	↑	H	H	X	L	NC	<table border="1"> <thead> <tr> <th></th> <th>Equivalent Load</th> </tr> </thead> <tbody> <tr> <td>D</td> <td>1.0</td> </tr> <tr> <td>C</td> <td>1.0</td> </tr> <tr> <td>RN</td> <td>1.1</td> </tr> </tbody> </table>		Equivalent Load	D	1.0	C	1.0	RN	1.1
RN	D	C	Q																											
L	X	X	L																											
H	L	↑	L																											
H	H	↑	H																											
H	X	L	NC																											
	Equivalent Load																													
D	1.0																													
C	1.0																													
RN	1.1																													

Core Logic
Equivalent Gates 5.3

HDL Syntax

Verilog DF011 *inst_name* (Q, C, D, RN);

VHDL..... *inst_name*: DF011 port map (Q, C, D, RN);

Size And Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	6.058	nA
EQL_{pd}	13.2	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns) To	Parameter	Number of Equivalent Loads				
			1	2	4	7	9 (max)
C	Q	t_{PLH}	0.608	0.661	0.769	0.930	1.037
		t_{PHL}	0.469	0.517	0.604	0.725	0.802
RN	Q	t_{PHL}	0.312	0.358	0.432	0.549	0.623


Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	To	Parameter	Value
Min C Width	High	t_w	0.607
Min C Width	Low	t_w	0.593
Min RN Width	Low	t_w	0.566
Min D Setup		t_{su}	0.360
Min D Hold		t_h	0.162
Min RN Setup		t_{su}	0.322
Min RN Hold		t_h	0.334

Logic Schematic


AMI500SXSC 0.5 micron CMOS Standard Cell
Description

DF021 is a static, master-slave D flip-flop. SET is asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Table	Pin Loading																												
	<table border="1"> <thead> <tr> <th>SN</th> <th>D</th> <th>C</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>X</td> <td>X</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> <td>↑</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>↑</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>L</td> <td>NC</td> </tr> </tbody> </table> <p style="text-align: center;">NC = No Change</p>	SN	D	C	Q	L	X	X	H	H	L	↑	L	H	H	↑	H	H	X	L	NC	<table border="1"> <thead> <tr> <th></th> <th>Equivalent Load</th> </tr> </thead> <tbody> <tr> <td>D</td> <td>1.0</td> </tr> <tr> <td>C</td> <td>1.0</td> </tr> <tr> <td>SN</td> <td>2.1</td> </tr> </tbody> </table>		Equivalent Load	D	1.0	C	1.0	SN	2.1
SN	D	C	Q																											
L	X	X	H																											
H	L	↑	L																											
H	H	↑	H																											
H	X	L	NC																											
	Equivalent Load																													
D	1.0																													
C	1.0																													
SN	2.1																													

Equivalent Gates 4.7

HDL Syntax

Verilog.....DF021 *inst_name* (Q, C, D, SN);

VHDL.....*inst_name*: DF021 port map (Q, C, D, SN);

Size And Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	6.112	nA
EOL_{pd}	10.1	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	To	Parameter	Number of Equivalent Loads				
			1	2	4	7	9 (max)
C	Q	t_{PLH}	0.574	0.615	0.687	0.785	0.846
		t_{PHL}	0.494	0.556	0.664	0.808	0.897
SN	Q	t_{PLH}	0.130	0.169	0.261	0.356	0.423


Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Timing Constraints


Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	To	Parameter	Value
Min C Width	High	t_w	0.573
Min C Width	Low	t_w	0.582
Min SN Width	Low	t_w	0.712
Min D Setup		t_{su}	0.367
Min D Hold		t_h	0.164
Min SN Setup		t_{su}	0.168
Min SN Hold		t_h	0.576

Logic Schematic


AMI500SXSC 0.5 micron CMOS Standard Cell
Description

DF031 is a static, master-slave D flip-flop. SET and RESET are asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Table	Pin Loading																																				
		SN	RN	D	C	Q	Equivalent Load																															
	<table border="1"> <thead> <tr> <th>SN</th> <th>RN</th> <th>D</th> <th>C</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>X</td> <td>X</td> <td>IL</td> </tr> <tr> <td>L</td> <td>H</td> <td>X</td> <td>X</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> <td>X</td> <td>X</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> <td>↑</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> <td>↑</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>X</td> <td>L</td> <td>NC</td> </tr> </tbody> </table> <p>NC = No Change IL = Illegal</p>	SN	RN	D	C	Q	L	L	X	X	IL	L	H	X	X	H	H	L	X	X	L	H	H	L	↑	L	H	H	H	↑	H	H	H	X	L	NC	D	1.0
SN	RN	D	C	Q																																		
L	L	X	X	IL																																		
L	H	X	X	H																																		
H	L	X	X	L																																		
H	H	L	↑	L																																		
H	H	H	↑	H																																		
H	H	X	L	NC																																		
		C	1.0																																			
		SN	2.1																																			
		RN	1.0																																			

Core Logic
Equivalent Gates 6.1

HDL Syntax

Verilog DF031 *inst_name* (Q, D, RN, SN);
VHDL..... *inst_name*: DF031 port map (Q, D, RN, SN);

Size And Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ C$)	7.148	nA
EQL_{pd}	14.3	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ C$, $V_{DD} = 5.0V$, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	2	4	7	9 (max)
C		Q	t_{PLH}	0.639	0.699	0.827	1.028	1.165
			t_{PHL}	0.518	0.575	0.695	0.882	1.011
RN		Q	t_{PHL}	0.360	0.426	0.540	0.699	0.811
SN		Q	t_{PLH}	0.128	0.165	0.239	0.336	0.385

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Core Logic

Timing Constraints


Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns) To	Parameter	Value
Min C Width	High	t_w	0.643
Min C Width	Low	t_w	0.609
Min RN Width	Low	t_w	0.604
Min SN Width	Low	t_w	0.671
Min D Setup		t_{su}	0.405
Min D Hold		t_h	0.164
Min RN Setup		t_{su}	0.363
Min RN Hold		t_h	0.335
Min SN Setup		t_{su}	0.207
Min SN Hold		t_h	0.545

Logic Schematic


RN

SN



AMI500SXSC 0.5 micron CMOS Standard Cell
Description

DF10x is a family of static, master-slave D flip-flops. SET is asynchronous and active low. Outputs are buffered and change state on the rising edge of the clock.

Logic Symbol	Truth Table																									
	<table border="1"> <thead> <tr> <th>SN</th> <th>D</th> <th>C</th> <th>Q</th> <th>QN</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>X</td> <td>X</td> <td>H</td> <td>L</td> </tr> <tr> <td>H</td> <td>L</td> <td>↑</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>↑</td> <td>H</td> <td>L</td> </tr> <tr> <td>H</td> <td>X</td> <td>L</td> <td>NC</td> <td>NC</td> </tr> </tbody> </table> <p style="text-align: center;">NC = No Change</p>	SN	D	C	Q	QN	L	X	X	H	L	H	L	↑	L	H	H	H	↑	H	L	H	X	L	NC	NC
SN	D	C	Q	QN																						
L	X	X	H	L																						
H	L	↑	L	H																						
H	H	↑	H	L																						
H	X	L	NC	NC																						

HDL Syntax

Verilog.....DF10x *inst_name* (Q, QN, C, D, SN);
VHDL.....*inst_name*: DF10x port map (Q, QN, C, D, SN);

Pin Loading

Pin Name	Equivalent Loads			
	DF101	DF102	DF104	DF106
D	1.0	1.0	1.0	1.0
C	1.0	1.0	1.0	1.0
SN	2.1	2.1	3.1	3.1

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static IDD ($T_J = 85^\circ\text{C}$) (nA)	EQLpd (Eq-load)
DF101	5.8	7.537	13.5
DF102	6.1	8.864	15.5
DF104	8.7	13.907	26.3
DF106	9.8	16.650	32.1

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	3	6	10	13 (max)
DF101	From: C	t_{PLH}	0.594	0.665	0.762	0.885	0.974
	To: Q	t_{PHL}	0.528	0.633	0.768	0.932	1.050
	From: C	t_{PLH}	0.678	0.727	0.813	0.939	1.040
	To: QN	t_{PHL}	0.793	0.886	1.000	1.131	1.220
	From: SN	t_{PLH}	0.733	0.810	0.911	1.034	1.121
DF102	From: SN	t_{PHL}	0.280	0.376	0.501	0.653	0.762
	Number of Equivalent Loads		1	6	11	16	22 (max)
	From: C	t_{PLH}	0.600	0.696	0.773	0.843	0.921
	To: Q	t_{PHL}	0.527	0.678	0.797	0.902	1.019
	From: C	t_{PLH}	0.777	0.856	0.919	0.977	1.041
DF104	To: QN	t_{PHL}	0.886	0.979	1.059	1.135	1.221
	From: SN	t_{PLH}	0.845	0.950	1.024	1.087	1.155
	To: QN	t_{PHL}	0.303	0.423	0.524	0.618	0.729
	Number of Equivalent Loads		1	10	20	30	40 (max)
	From: C	t_{PLH}	0.663	0.766	0.836	0.901	0.968
DF106	To: Q	t_{PHL}	0.533	0.690	0.812	0.913	1.001
	From: C	t_{PLH}	0.792	0.843	0.896	0.955	1.024
	To: QN	t_{PHL}	0.899	1.018	1.107	1.181	1.247
	From: SN	t_{PLH}	0.807	0.902	0.980	1.048	1.111
	To: QN	t_{PHL}	0.259	0.386	0.487	0.575	0.653
Number of Equivalent Loads		1	14	29	44	58 (max)	
DF106	From: C	t_{PLH}	0.699	0.810	0.885	0.945	0.994
	To: Q	t_{PHL}	0.596	0.766	0.885	0.980	1.058
	From: C	t_{PLH}	0.926	0.980	1.033	1.095	1.163
	To: QN	t_{PHL}	1.030	1.120	1.209	1.290	1.362
	From: SN	t_{PLH}	0.975	1.064	1.126	1.185	1.241
From: SN		t_{PHL}	0.306	0.429	0.532	0.619	0.692

AMI500SXSC 0.5 micron CMOS Standard Cell


Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	To	Parameter	Cell			
			DF101	DF102	DF104	DF106
Min C Width	High	t_w	0.628	0.707	0.770	0.868
Min C Width	Low	t_w	0.585	0.576	0.672	0.667
Min SN Width		t_w	0.589	0.732	0.694	0.845
Min D Setup		t_{su}	0.370	0.361	0.405	0.406
Min D Hold		t_h	0.164	0.164	0.196	0.195
Min SN Setup		t_{su}	0.173	0.167	0.214	0.214
Min SN Hold		t_h	0.560	0.555	0.600	0.599


Logic Schematic



AMI500SXSC 0.5 micron CMOS Standard Cell

Description

DF11x is a family of static, master-slave D flip-flops. RESET is asynchronous and active low. Outputs are buffered and change state on the rising edge of the clock.

Logic Symbol	Truth Table																									
	<table border="1"> <thead> <tr> <th>RN</th> <th>D</th> <th>C</th> <th>Q</th> <th>QN</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>X</td> <td>X</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> <td>↑</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>↑</td> <td>H</td> <td>L</td> </tr> <tr> <td>H</td> <td>X</td> <td>L</td> <td>NC</td> <td>NC</td> </tr> </tbody> </table> <p style="text-align: center;">NC = No Change</p>	RN	D	C	Q	QN	L	X	X	L	H	H	L	↑	L	H	H	H	↑	H	L	H	X	L	NC	NC
RN	D	C	Q	QN																						
L	X	X	L	H																						
H	L	↑	L	H																						
H	H	↑	H	L																						
H	X	L	NC	NC																						

HDL Syntax

Verilog.....DF11x *inst_name* (Q, QN, C, D, RN);

VHDL.....inst_DF11x : DF11x port map (Q, QN, C, D, RN);

Pin Loading

Pin Name	Equivalent Loads			
	DF111	DF112	DF114	DF116
D	1.0	1.0	1.0	1.0
C	1.0	1.0	1.0	1.0
RN	1.0	1.0	1.0	1.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
DF111	6.3	7.479	16.3
DF112	6.6	8.800	18.9
DF114	9.0	13.419	30.5
DF116	10.3	16.173	36.3

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

Number of Equivalent Loads		1	3	6	10	13 (max)	
DF111	From: C To: Q	t_{PLH} t_{PHL}	0.567 0.510	0.636 0.616	0.733 0.755	0.857 0.923	0.946 1.041
	From: C To: QN	t_{PLH} t_{PHL}	0.638 0.824	0.683 0.920	0.763 1.044	0.884 1.192	0.982 1.296
	From: RN To: Q	t_{PHL}	0.933	1.047	1.192	1.365	1.485
	From: RN To: QN	t_{PLH}	0.381	0.453	0.547	0.662	0.746
	Number of Equivalent Loads		1	6	11	16	22 (max)
DF112	From: C To: Q	t_{PLH} t_{PHL}	0.615 0.537	0.714 0.685	0.794 0.795	0.867 0.898	0.948 1.021
	From: C To: QN	t_{PLH} t_{PHL}	0.725 1.003	0.790 1.124	0.858 1.213	0.929 1.292	1.016 1.376
	From: RN To: Q	t_{PHL}	1.066	1.214	1.330	1.433	1.547
	From: RN To: QN	t_{PLH}	0.391	0.467	0.540	0.609	0.689
	Number of Equivalent Loads		1	10	20	30	40 (max)
DF114	From: C To: Q	t_{PLH} t_{PHL}	0.647 0.531	0.741 0.683	0.808 0.804	0.866 0.909	0.928 1.006
	From: C To: QN	t_{PLH} t_{PHL}	0.746 0.953	0.788 1.086	0.849 1.182	0.920 1.270	0.998 1.354
	From: RN To: Q	t_{PHL}	1.127	1.278	1.379	1.465	1.546
	From: RN To: QN	t_{PLH}	0.435	0.493	0.565	0.639	0.716
	Number of Equivalent Loads		1	14	29	44	58 (max)
DF116	From: C To: Q	t_{PLH} t_{PHL}	0.689 0.604	0.800 0.773	0.878 0.891	0.938 0.985	0.987 1.062
	From: C To: QN	t_{PLH} t_{PHL}	0.863 1.090	0.905 1.227	0.966 1.330	1.033 1.412	1.101 1.478
	From: RN To: Q	t_{PHL}	1.290	1.447	1.557	1.644	1.716
	From: RN To: QN	t_{PLH}	0.466	0.535	0.604	0.671	0.739

AMI500SXSC 0.5 micron CMOS Standard Cell


Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process


From	To	Parameter	Cell			
			DF111	DF112	DF114	DF116
Min C Width	High	t_w	0.635	0.785	0.801	0.918
Min C Width	Low	t_w	0.568	0.589	0.660	0.660
Min RN Width		t_w	0.569	0.570	0.651	0.650
Min D Setup		t_{su}	0.367	0.360	0.408	0.408
Min D Hold		t_h	0.162	0.167	0.185	0.185
Min RN Setup		t_{su}	0.319	0.325	0.401	0.401
Min RN Hold		t_h	0.329	0.343	0.365	0.365

Logic Schematic



AMI500SXSC 0.5 micron CMOS Standard Cell
Description

DF12x is a family of static, master-slave D flip-flops. SET and RESET are asynchronous and active low. Outputs are buffered and change state on the rising edge of the clock.

Logic Symbol		Truth Table					
		SN	RN	D	C	Q	QN
		L	L	X	X	IL	IL
		L	H	X	X	H	L
		H	L	X	X	L	H
		H	H	L	↑	L	H
		H	H	H	↑	H	L
		H	H	X	L	NC	NC

IL = Illegal NC = No Change

Core Logic
HDL Syntax

Verilog DF12x *inst_name* (Q, QN, C, D, RN, SN);

VHDL *inst_name*: DF12x port map (Q, QN, C, D, RN, SN);

Pin Loading

Pin Name	Equivalent Loads			
	DF121	DF122	DF124	DF126
D	1.0	1.0	1.0	1.0
C	1.0	1.0	1.0	1.0
SN	2.1	2.1	2.1	2.1
RN	1.0	1.0	1.0	1.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
DF121	7.1	8.572	17.8
DF122	7.6	9.943	20.7
DF124	9.5	14.068	29.6
DF126	10.8	16.820	35.5

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell

Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	3	6	10	13 (max)
DF121	From: C	t_{PLH}	0.586	0.657	0.753	0.870	0.954
	To: Q	t_{PHL}	0.523	0.624	0.756	0.915	1.027
	From: C	t_{PLH}	0.687	0.739	0.824	0.944	1.037
	To: QN	t_{PHL}	0.919	1.017	1.146	1.304	1.417
	From: SN	t_{PLH}	0.715	0.790	0.890	1.010	1.096
	To: Q	t_{PHL}	0.278	0.375	0.501	0.652	0.761
DF122	From: RN	t_{PHL}	0.968	1.075	1.217	1.392	1.516
	To: Q	t_{PLH}	0.433	0.497	0.593	0.713	0.800
	Number of Equivalent Loads		1	6	11	16	22 (max)
	From: C	t_{PLH}	0.605	0.707	0.789	0.863	0.945
	To: Q	t_{PHL}	0.537	0.671	0.791	0.905	1.036
	From: C	t_{PLH}	0.819	0.896	0.962	1.022	1.090
	To: QN	t_{PHL}	1.075	1.184	1.280	1.371	1.476
	From: SN	t_{PLH}	0.865	0.956	1.029	1.095	1.171
	To: Q	t_{PHL}	0.297	0.422	0.519	0.610	0.712
	From: SN	t_{PHL}	1.134	1.292	1.404	1.499	1.602
	To: QN	t_{PLH}	0.460	0.555	0.634	0.707	0.789

AMI500SXSC 0.5 micron CMOS Standard Cell

**Core
Logic**

Number of Equivalent Loads		1	10	20	30	40 (max)	
DF124	From: C To: Q	t_{PLH} t_{PHL}	1.096 0.913	1.176 1.033	1.243 1.132	1.301 1.219	1.355 1.299
	From: C To: QN	t_{PLH} t_{PHL}	0.682 0.814	0.771 0.912	0.842 1.018	0.902 1.122	0.955 1.221
	From: SN To: Q	t_{PLH}	0.438	0.517	0.589	0.652	0.719
	From: SN To: QN	t_{PHL}	0.968	1.110	1.205	1.276	1.335
	From: RN To: Q	t_{PHL}	0.670	0.782	0.885	0.967	1.056
	From: RN To: QN	t_{PLH}	1.178	1.215	1.275	1.350	1.436
Number of Equivalent Loads		1	14	29	44	58 (max)	
DF126	From: C To: Q	t_{PLH} t_{PHL}	1.182 0.984	1.257 1.144	1.319 1.242	1.373 1.317	1.419 1.377
	From: C To: QN	t_{PLH} t_{PHL}	0.782 0.925	0.852 1.059	0.921 1.153	0.986 1.232	1.046 1.302
	From: SN To: Q	t_{PLH}	0.513	0.586	0.655	0.723	0.791
	From: SN To: QN	t_{PHL}	1.051	1.202	1.314	1.406	1.486
	From: RN To: Q	t_{PHL}	0.758	0.874	0.981	1.078	1.163
	From: RN To: QN	t_{PLH}	1.277	1.312	1.375	1.454	1.539

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Timing Constraints


Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	To	Parameter	Cell			
			DF121	DF122	DF124	DF126
Min C Width	High	t_w	0.709	0.835	0.702	0.710
Min C Width	Low	t_w	0.611	0.611	0.606	0.609
Min RN Width	Low	t_w	0.605	0.605	0.597	0.604
Min SN Width	Low	t_w	0.589	0.732	0.595	0.600
Min D Setup		t_{su}	0.407	0.407	0.404	0.406
Min D Hold		t_h	0.166	0.166	0.165	0.166
Min RN Setup		t_{su}	0.356	0.356	0.359	0.358
Min RN Hold		t_h	0.336	0.336	0.334	0.335
Min SN Setup		t_{su}	0.208	0.208	0.207	0.207
Min SN Hold		t_h	0.546	0.546	0.542	0.545

Logic Schematic

RN


SN



AMI500SXSC 0.5 micron CMOS Standard Cell

Description

DF1Fx is a family of static, master-slave D flip-flops without SET or RESET. Outputs are buffered and change state on the rising edge of the clock.

Logic Symbol	Truth Table																				
	<table border="1"> <thead> <tr> <th>D</th> <th>C</th> <th>Q</th> <th>QN</th> </tr> </thead> <tbody> <tr> <td>X</td> <td>X</td> <td>L</td> <td>H</td> </tr> <tr> <td>L</td> <td>↑</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>↑</td> <td>H</td> <td>L</td> </tr> <tr> <td>X</td> <td>L</td> <td>NC</td> <td>NC</td> </tr> </tbody> </table> <p style="text-align: center;">NC = No Change</p>	D	C	Q	QN	X	X	L	H	L	↑	L	H	H	↑	H	L	X	L	NC	NC
D	C	Q	QN																		
X	X	L	H																		
L	↑	L	H																		
H	↑	H	L																		
X	L	NC	NC																		

Core Logic

HDL Syntax

Verilog DF1Fx *inst_name* (Q, QN, C, D);

VHDL *inst_name*: DF1Fx port map (Q, QN, C, D)

Pin Loading

Pin Name	Equivalent Loads			
	DF1F1	DF1F2	DF1F4	DF1F6
D	1.0	1.0	1.0	1.0
C	1.1	1.1	1.0	1.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
DF1F1	5.3	6.619	12.8
DF1F2	5.8	7.962	15.3
DF1F4	7.4	12.073	23.2
DF1F6	9.0	15.492	30.0

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

Number of Equivalent Loads		1	3	6	10	13 (max)
DF1F1	From: C	t_{PLH}	0.611	0.686	0.783	0.900
	To: Q	t_{PHL}	0.549	0.661	0.798	0.957
DF1F2	From: C	t_{PLH}	0.640	0.698	0.782	0.894
	To: QN	t_{PHL}	0.786	0.876	0.994	1.138
Number of Equivalent Loads		1	6	11	16	22 (max)
DF1F2	From: C	t_{PLH}	0.636	0.733	0.815	0.892
	To: Q	t_{PHL}	0.565	0.722	0.837	0.936
DF1F4	From: C	t_{PLH}	0.750	0.809	0.874	0.941
	To: QN	t_{PHL}	0.866	0.969	1.064	1.155
Number of Equivalent Loads		1	10	20	30	40 (max)
DF1F4	From: C	t_{PLH}	0.917	1.005	1.070	1.124
	To: Q	t_{PHL}	0.854	0.950	1.045	1.136
DF1F6	From: C	t_{PLH}	0.588	0.678	0.750	0.811
	To: QN	t_{PHL}	0.702	0.831	0.937	1.034
Number of Equivalent Loads		1	14	29	44	58 (max)
DF1F6	From: C	t_{PLH}	0.923	1.012	1.067	1.108
	To: Q	t_{PHL}	0.865	0.959	1.043	1.119
DF1F6	From: C	t_{PLH}	0.661	0.724	0.783	0.856
	To: QN	t_{PHL}	0.776	0.871	0.966	1.054

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	To	Parameter	Cell			
			DF1F1	DF1F2	DF1F4	DF1F6
Min C Width	High	t_w	0.629	0.724	0.590	0.625
Min C Width	Low	t_w	0.549	0.563	0.533	0.530
Min D Setup		t_{su}	0.342	0.351	0.333	0.329
Min D Hold		t_h	0.169	0.168	0.162	0.160

AMI500SXSC 0.5 micron CMOS Standard Cell

Logic Schematic




AMI500SXSC 0.5 micron CMOS Standard Cell

Description

DF20x is a family of static, master-slave, multiplexed scan D flip-flops without SET or RESET. Output is unbuffered and changes state on the rising edge of the clock.

Core Logic

Logic Symbol	Truth Table																														
	<table border="1"> <thead> <tr> <th>C</th> <th>D</th> <th>SD</th> <th>SE</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>↑</td> <td>H</td> <td>X</td> <td>L</td> <td>H</td> </tr> <tr> <td>↑</td> <td>L</td> <td>X</td> <td>L</td> <td>L</td> </tr> <tr> <td>↑</td> <td>X</td> <td>H</td> <td>H</td> <td>H</td> </tr> <tr> <td>↑</td> <td>X</td> <td>L</td> <td>H</td> <td>L</td> </tr> <tr> <td>L</td> <td>X</td> <td>X</td> <td>X</td> <td>NC</td> </tr> </tbody> </table> <p>NC = No Change</p>	C	D	SD	SE	Q	↑	H	X	L	H	↑	L	X	L	L	↑	X	H	H	H	↑	X	L	H	L	L	X	X	X	NC
C	D	SD	SE	Q																											
↑	H	X	L	H																											
↑	L	X	L	L																											
↑	X	H	H	H																											
↑	X	L	H	L																											
L	X	X	X	NC																											

HDL Syntax

Verilog DF20x *inst_name* (Q, C, D, SD, SE);
VHDL..... *inst_name*: DF20x port map (Q, C, D, SD, SE);

Pin Loading

Pin Name	Equivalent Loads	
	DF201	DF202
C	1.0	1.0
D	1.0	1.0
SD	1.0	1.0
SE	2.0	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
DF201	5.5	7.079	13.8
DF202	5.8	7.393	13.9

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	3	6	10	13 (max)
DF201	From: C	t_{PLH}	0.599	0.669	0.761	0.871	0.948
	To: Q	t_{PHL}	0.527	0.622	0.752	0.916	1.033
DF202	Number of Equivalent Loads		1	6	11	16	22 (max)
	From: C	t_{PLH}	0.546	0.628	0.699	0.766	0.841
	To: Q	t_{PHL}	0.478	0.615	0.720	0.811	0.912

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


Timing Constraints

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns) To	Parameter	Cell	
			DF201	DF202
Min C Width	High	t_w	0.595	0.543
Min C Width	Low	t_w	0.870	0.682
Min D Setup		t_{su}	0.708	0.571
Min D Hold		t_h	0.190	0.166
Min SD Setup		t_{su}	0.708	0.571
Min SD Hold		t_h	0.190	0.166
Min SE Setup		t_{su}	0.872	0.709
Min SE Hold		t_h	0.190	0.166

AMI500SXSC 0.5 micron CMOS Standard Cell

Logic Schematic



Core Logic

AMI500SXSC 0.5 micron CMOS Standard Cell
Description

DF211 is a static, master-slave, multiplexed scan D flip-flop. RESET is asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Table						Pin Loading	Equivalent Load
	C	D	RN	SD	SE	Q		
DF211	↑	H	H	X	L	H		
	↑	L	H	X	L	L	C	1.1
	↑	X	H	H	H	H	D	1.0
	↑	X	H	L	H	L	RN	1.0
	X	X	L	X	X	L	SD	1.0
	L	X	H	X	X	NC	SE	2.1

NC = No Change

Core Logic
Equivalent Gates 6.9

HDL Syntax

Verilog DF211 *inst_name* (Q, C, D, RN, SD, SE);

VHDL *inst_name*: DF211 port map (Q, C, D, RN, SD, SE);

Size And Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	7.624	nA
EQL_{pd}	17.6	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns) To	Parameter	Number of Equivalent Loads				
			1	2	4	7	9 (max)
C	Q	t_{PLH}	0.612	0.661	0.765	0.927	1.038
		t_{PHL}	0.479	0.527	0.616	0.739	0.817
RN	Q	t_{PHL}	0.329	0.379	0.458	0.572	0.653

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


AMI500SXSC 0.5 micron CMOS Standard Cell

Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process


From	To	Parameter	Value
Min C Width	High	t_w	0.613
Min C Width	Low	t_w	0.737
Min RN Width	Low	t_w	0.581
Min D Setup		t_{su}	0.634
Min D Hold		t_h	0.170
Min SD Setup		t_{su}	0.634
Min SD Hold		t_h	0.170
Min SE Setup		t_{su}	0.745
Min SE Hold		t_h	0.170
Min RN Setup		t_{su}	0.325
Min RN Hold		t_h	0.347

Logic Schematic



AMI500SXSC 0.5 micron CMOS Standard Cell
Description

DF221 is a static, master-slave, multiplexed scan D flip-flop. SET is asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Table	Pin Loading																																											
		C	D	SD	SE	SN	Q	Equivalent Load																																					
	<table border="1"> <thead> <tr> <th>C</th><th>D</th><th>SD</th><th>SE</th><th>SN</th><th>Q</th></tr> </thead> <tbody> <tr> <td>↑</td><td>H</td><td>X</td><td>L</td><td>H</td><td>H</td></tr> <tr> <td>↑</td><td>L</td><td>X</td><td>L</td><td>H</td><td>L</td></tr> <tr> <td>↑</td><td>X</td><td>H</td><td>H</td><td>H</td><td>H</td></tr> <tr> <td>↑</td><td>X</td><td>L</td><td>H</td><td>H</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>H</td></tr> <tr> <td>L</td><td>X</td><td>X</td><td>X</td><td>H</td><td>NC</td></tr> </tbody> </table> <p style="text-align: center;">NC = No Change</p>	C	D	SD	SE	SN	Q	↑	H	X	L	H	H	↑	L	X	L	H	L	↑	X	H	H	H	H	↑	X	L	H	H	L	X	X	X	X	L	H	L	X	X	X	H	NC	C	1.1
C	D	SD	SE	SN	Q																																								
↑	H	X	L	H	H																																								
↑	L	X	L	H	L																																								
↑	X	H	H	H	H																																								
↑	X	L	H	H	L																																								
X	X	X	X	L	H																																								
L	X	X	X	H	NC																																								
		D	1.0																																										
		SD	1.0																																										
		SE	2.0																																										
		SN	2.1																																										

Core Logic
Equivalent Gates 6.3

HDL Syntax

Verilog DF221 *inst_name* (Q, C, D, SD, SE, SN);
VHDL..... *inst_name*: DF221 port map (Q, C, D, SD, SE, SN);

Size And Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	7.690	nA
EQL_{pd}	14.1	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	2	4	7	9 (max)
C		Q	t_{PLH}	0.561	0.595	0.669	0.793	0.881
			t_{PHL}	0.502	0.557	0.672	0.848	0.968
SN		Q	t_{PLH}	0.131	0.170	0.244	0.343	0.408

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell


Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	To	Parameter	Value
Min C Width	High	t_w	0.560
Min C Width	Low	t_w	0.790
Min SN Width	Low	t_w	0.501
Min D Setup		t_{su}	0.672
Min D Hold		t_h	0.168
Min SD Setup		t_{su}	0.672
Min SD Hold		t_h	0.168
Min SE Setup		t_{su}	0.809
Min SE Hold		t_h	0.168
Min SN Setup		t_{su}	0.173
Min SN Hold		t_h	0.553

Logic Schematic

SN



AMI500SXSC 0.5 micron CMOS Standard Cell
Description

DF231 is a static, master-slave, multiplexed scan D flip-flop. SET and RESET are asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Table							Pin Loading	
	C	D	RN	SD	SE	SN	Q		Equivalent Load
DF231	↑	H	H	X	L	H	H		
	↑	L	H	X	L	H	L		
	↑	X	H	H	H	H	H	C	1.0
	↑	X	H	L	H	H	L	D	1.0
	X	X	L	X	X	H	L	RN	1.0
	X	X	H	X	X	L	H	SD	1.0
	X	X	L	X	X	L	IL	SE	2.1
	L	X	H	X	X	H	NC	SN	2.1

NC = No Change IL = Illegal Condition

Core Logic
Equivalent Gates 7.6

HDL Syntax

Verilog DF231 *inst_name* (Q, C, D, RN, SD, SE, SN);

VHDL..... *inst_name*: DF231 port map (Q, C, D, RN, SD, SE, SN);

Size And Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	8.691	nA
EQL _{pd}	18.4	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	2	4	7	9 (max)
C		Q	t _{PLH}	0.644	0.708	0.838	1.035	1.167
			t _{PHL}	0.518	0.578	0.698	0.878	0.997
RN		Q	t _{PHL}	0.359	0.418	0.533	0.703	0.812
			t _{PLH}	0.130	0.166	0.235	0.329	0.373

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


AMI500SXSC 0.5 micron CMOS Standard Cell

Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	To	Parameter	Value
Min C Width	High	t_w	0.644
Min C Width	Low	t_w	0.769
Min RN Width	Low	t_w	0.615
Min SN Width	Low	t_w	0.503
Min D Setup		t_{su}	0.650
Min D Hold		t_h	0.170
Min SD Setup		t_{su}	0.650
Min SD Hold		t_h	0.170
Min SE Setup		t_{su}	0.778
Min SE Hold		t_h	0.170
Min RN Setup		t_{su}	0.368
Min RN Hold		t_h	0.353
Min SN Setup		t_{su}	0.214
Min SN Hold		t_h	0.559

Logic Schematic



AMI500SXSC 0.5 micron CMOS Standard Cell
Description

DF40x is a family of static, master-slave, multiplexed scan D flip-flops. SET is asynchronous and active low. Outputs are buffered and change state on the rising edge of the clock.

Logic Symbol		Truth Table						
		C	D	SD	SE	SN	Q	QN
	DF40x	↑	H	X	L	H	H	L
		↑	L	X	L	H	L	H
		↑	X	H	H	H	H	L
		↑	X	L	H	H	L	H
		X	X	X	X	L	H	L
		L	X	X	X	H	NC	NC
NC = No Change								

HDL Syntax

Verilog DF40x *inst_name* (Q, QN, C, D, SD, SE, SN);

VHDL..... *inst_name*: DF40x port map (Q, QN, C, D, SD, SE, SN);

Pin Loading

Pin Name	Equivalent Loads			
	DF401	DF402	DF404	DF406
C	1.1	1.1	1.0	1.0
D	1.0	1.0	1.0	1.0
SD	1.0	1.0	1.0	1.0
SE	2.1	2.1	2.1	2.1
SN	2.1	2.1	3.1	3.1

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
DF401	6.8	9.078	17.5
DF402	7.6	10.420	20.2
DF404	10.0	15.440	30.5
DF406	11.3	18.195	36.5

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

Core Logic

Number of Equivalent Loads		1	3	6	10	13 (max)	
DF401	From: C To: Q	t_{PLH} t_{PHL}	0.600 0.523	0.675 0.632	0.776 0.773	0.901 0.939	0.995 1.053
	From: C To: QN	t_{PLH} t_{PHL}	0.665 0.809	0.733 0.889	0.823 1.009	0.936 1.165	1.021 1.289
	From: SN To: Q	t_{PLH}	0.736	0.822	0.925	1.043	1.124
	From: SN To: QN	t_{PHL}	0.289	0.386	0.517	0.675	0.788
	Number of Equivalent Loads		1	6	11	16	22 (max)
DF402	From: C To: Q	t_{PLH} t_{PHL}	0.606 0.549	0.705 0.703	0.787 0.828	0.862 0.941	0.946 1.076
	From: C To: QN	t_{PLH} t_{PHL}	0.812 0.930	0.879 1.036	0.938 1.129	0.993 1.218	1.057 1.322
	From: SN To: Q	t_{PLH}	0.848	0.955	1.037	1.109	1.196
	From: S To: QN	t_{PHL}	0.321	0.448	0.559	0.661	0.775
	Number of Equivalent Loads		1	10	20	30	40 (max)
DF404	From: C To: Q	t_{PLH} t_{PHL}	0.656 0.557	0.757 0.701	0.837 0.822	0.907 0.923	0.977 1.007
	From: C To: QN	t_{PLH} t_{PHL}	0.791 0.926	0.828 1.003	0.892 1.087	0.972 1.180	1.069 1.312
	From: SN To: Q	t_{PLH}	0.782	0.902	0.984	1.052	1.117
	From: SN To: QN	t_{PHL}	0.288	0.397	0.496	0.594	0.681
	Number of Equivalent Loads		1	14	29	44	58 (max)
DF406	From: C To: Q	t_{PLH} t_{PHL}	0.704 0.613	0.817 0.764	0.893 0.907	0.956 0.998	1.010 1.095
	From: C To: QN	t_{PLH} t_{PHL}	0.957 1.046	0.992 1.148	1.050 1.241	1.112 1.321	1.186 1.387
	From: SN To: Q	t_{PLH}	0.976	1.058	1.145	1.211	1.277
	From: SN To: QN	t_{PHL}	0.315	0.441	0.546	0.636	0.719

AMI500SXSC 0.5 micron CMOS Standard Cell


Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	To	Parameter	Cell			
			DF401	DF402	DF404	DF406
Min C Width	High	t_w	0.640	0.738	0.772	0.871
Min C Width	Low	t_w	0.765	0.786	0.855	0.857
Min SN Width	Low	t_w	0.587	0.744	0.697	0.857
Min D Setup		t_{su}	0.647	0.648	0.680	0.680
Min D Hold		t_h	0.166	0.167	0.190	0.190
Min SD Setup		t_{su}	0.647	0.648	0.680	0.680
Min SD Hold		t_h	0.166	0.167	0.190	0.190
Min SE Setup		t_{su}	0.774	0.774	0.806	0.806
Min SE Hold		t_h	0.166	0.167	0.190	0.190
Min SN Setup		t_{su}	0.176	0.179	0.225	0.225
Min SN Hold		t_h	0.559	0.558	0.613	0.604

Logic Schematic



DF41x



AMI500SXSC 0.5 micron CMOS Standard Cell

Description

DF41x is a family of static, master-slave, multiplexed scan D flip-flops. RESET is asynchronous and active low. Outputs are buffered and change state on the rising edge of the clock.

Logic Symbol	Truth Table						
	C	D	RN	SD	SE	Q	QN
	↑	H	H	X	L	H	L
	↑	L	H	X	L	L	H
	↑	X	H	H	H	H	L
	↑	X	H	L	H	L	H
	X	X	L	X	X	L	H
	L	X	H	X	X	NC	NC

NC = No Change

HDL Syntax

Verilog DF41x *inst_name* (Q, QN, C, D, RN, SD, SE);

VHDL..... *inst_name*: DF41x port map (Q, QN, C, D, RN, SD, SE);

Pin Loading

Pin Name	Equivalent Loads			
	DF411	DF412	DF414	DF416
C	1.1	1.0	1.0	1.0
D	1.0	1.0	1.0	1.0
RN	1.1	1.0	1.0	1.0
SD	1.1	1.0	1.0	1.0
SE	2.1	2.1	2.1	2.1

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
DF411	7.6	9.011	20.5
DF412	7.9	10.342	22.9
DF414	10.6	14.965	34.6
DF416	11.9	17.721	40.5

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	3	6	10	13 (max)
DF411	From: C To: Q	t_{PLH} t_{PHL}	0.597 0.497	0.673 0.607	0.772 0.743	0.890 0.904	0.975 1.031
	From: C To: QN	t_{PLH} t_{PHL}	0.643 0.849	0.708 0.944	0.800 1.068	0.919 1.216	1.005 1.321
	From: RN To: Q	t_{PHL}	0.936	1.047	1.190	1.361	1.488
	From: RN To: QN	t_{PLH}	0.402	0.471	0.568	0.693	0.792
	Number of Equivalent Loads		1	6	11	16	22 (max)
DF412	From: C To: Q	t_{PLH} t_{PHL}	0.604 0.549	0.710 0.707	0.792 0.826	0.866 0.930	0.947 1.044
	From: C To: QN	t_{PLH} t_{PHL}	0.756 0.970	0.834 1.077	0.903 1.172	0.968 1.263	1.043 1.369
	From: RN To: Q	t_{PHL}	1.094	1.256	1.368	1.462	1.562
	From: RN To: QN	t_{PLH}	0.401	0.489	0.567	0.634	0.715
	Number of Equivalent Loads		1	10	20	30	40 (max)
DF414	From: C To: Q	t_{PLH} t_{PHL}	0.651 0.544	0.749 0.705	0.830 0.821	0.898 0.920	0.974 1.013
	From: C To: QN	t_{PLH} t_{PHL}	0.754 0.921	0.818 1.097	0.882 1.203	0.937 1.289	0.992 1.368
	From: RN To: Q	t_{PHL}	1.115	1.262	1.377	1.474	1.562
	From: RN To: QN	t_{PLH}	0.433	0.513	0.589	0.652	0.713
	Number of Equivalent Loads		1	14	29	44	58 (max)
DF416	From: C To: Q	t_{PLH} t_{PHL}	0.700 0.636	0.809 0.764	0.876 0.880	0.940 0.992	0.999 1.092
	From: C To: QN	t_{PLH} t_{PHL}	0.897 1.123	0.964 1.224	1.016 1.327	1.060 1.423	1.098 1.510
	From: RN To: Q	t_{PHL}	1.291	1.473	1.580	1.660	1.723
	From: RN To: QN	t_{PLH}	0.471	0.555	0.609	0.676	0.747
	Number of Equivalent Loads		1	14	29	44	58 (max)

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


AMI500SXSC 0.5 micron CMOS Standard Cell

Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	To	Parameter	Cell			
			DF411	DF412	DF414	DF416
Min C Width	High	t_w	0.657	0.762	0.810	0.927
Min C Width	Low	t_w	0.742	0.731	0.827	0.827
Min RN Width	Low	t_w	0.583	0.576	0.662	0.662
Min D Setup		t_{su}	0.614	0.615	0.658	0.658
Min D Hold		t_h	0.167	0.171	0.189	0.189
Min SD Setup		t_{su}	0.614	0.615	0.658	0.658
Min SD Hold		t_h	0.167	0.171	0.189	0.189
Min SE Setup		t_{su}	0.748	0.743	0.787	0.787
Min SE Hold		t_h	0.167	0.171	0.189	0.189
Min RN Setup		t_{su}	0.325	0.318	0.421	0.421
Min RN Hold		t_h	0.348	0.350	0.380	0.380

Logic Schematic



AMI500SXSC 0.5 micron CMOS Standard Cell
Description

DF42x is a family of static, master-slave, multiplexed scan D flip-flops. SET and RESET are asynchronous and active low. Outputs are buffered and change state on the rising edge of the clock.

Logic Symbol		Truth Table								
		C	D	RN	SD	SE	SN	Q	QN	
	DF42x	↑	H	H	X	L	H	H	L	
		↑	L	H	X	L	H	L	H	
		↑	X	H	H	H	H	H	L	
		↑	X	H	L	H	H	L	H	
		X	X	L	X	X	H	L	H	
		X	X	H	X	X	L	H	L	
		X	X	L	X	X	L	IL	IL	
		L	X	H	X	X	H	NC	NC	

NC = No Change IL = Illegal Condition

Core Logic
HDL Syntax

Verilog DF421x *inst_name* (Q, QN, C, D, RN, SD, SE, SN);
VHDL *inst_name*: DF421x port map (Q, QN, C, D, RN, SD, SE, SN);

Pin Loading

Pin Name	Equivalent Loads			
	DF421	DF422	DF424	DF426
C	1.0	1.0	1.0	1.0
D	1.0	1.0	1.0	1.0
RN	1.0	1.0	1.0	1.0
SD	1.0	1.0	1.0	1.0
SE	2.1	2.1	2.1	2.1
SN	2.1	2.1	2.1	2.1

AMI500SXSC 0.5 micron CMOS Standard Cell

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
DF421	8.7	10.119	22.0
DF422	9.2	11.488	24.8
DF424	11.1	15.617	33.8
DF426	12.4	18.369	39.7

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	3	6	10	13 (max)
	From: C To: Q	t_{PLH} t_{PHL}	0.603 0.533	0.674 0.636	0.777 0.771	0.911 0.936	1.010 1.052
DF421	From: C To: QN	t_{PLH} t_{PHL}	0.709 0.921	0.785 1.018	0.878 1.149	0.985 1.313	1.065 1.436
	From: RN To: Q	t_{PHL}	1.004	1.124	1.268	1.439	1.562
	From: RN To: QN	t_{PLH}	0.456	0.528	0.628	0.751	0.849
	From: SN To: Q	t_{PLH}	0.735	0.823	0.929	1.050	1.148
	From: SN To: QN	t_{PHL}	0.288	0.382	0.511	0.671	0.788
	Number of Equivalent Loads		1	6	11	16	22 (max)
DF422	From: C To: Q	t_{PLH} t_{PHL}	0.631 0.557	0.743 0.715	0.841 0.843	0.934 0.956	1.039 1.082
	From: C To: QN	t_{PLH} t_{PHL}	0.840 1.081	0.917 1.207	0.988 1.301	1.053 1.382	1.128 1.480
	From: RN To: Q	t_{PHL}	1.178	1.349	1.474	1.581	1.712
	From: RN To: QN	t_{PLH}	0.497	0.600	0.680	0.751	0.842
	From: SN To: Q	t_{PLH}	0.857	0.975	1.076	1.172	1.281
	From: SN To: QN	t_{PHL}	0.309	0.432	0.535	0.626	0.734

AMI500SXSC 0.5 micron CMOS Standard Cell
Core Logic

Number of Equivalent Loads		1	10	20	30	40 (max)	
DF424	From: C To: Q	t_{PLH} t_{PHL}	1.107 0.930	1.160 1.042	1.228 1.136	1.299 1.233	1.374 1.327
	From: C To: QN	t_{PLH} t_{PHL}	0.701 0.831	0.757 0.957	0.825 1.043	0.902 1.122	0.982 1.245
	From: RN To: Q	t_{PHL}	0.677	0.814	0.932	1.033	1.120
	From: RN To: QN	t_{PLH}	1.202	1.280	1.336	1.382	1.444
	From: SN To: Q	t_{PLH}	0.445	0.525	0.592	0.660	0.741
	From: SN To: QN	t_{PHL}	0.986	1.084	1.182	1.271	1.352
Number of Equivalent Loads		1	14	29	44	58 (max)	
DF426	From: C To: Q	t_{PLH} t_{PHL}	1.175 1.024	1.255 1.133	1.313 1.235	1.365 1.328	1.426 1.435
	From: C To: QN	t_{PLH} t_{PHL}	0.786 0.942	0.878 1.064	0.947 1.156	1.003 1.237	1.065 1.317
	From: RN To: Q	t_{PHL}	0.762	0.870	0.978	1.077	1.166
	From: RN To: QN	t_{PLH}	1.276	1.346	1.410	1.465	1.525
	From: SN To: Q	t_{PLH}	0.511	0.585	0.654	0.718	0.790
	From: SN To: QN	t_{PHL}	1.084	1.198	1.299	1.389	1.468

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


AMI500SXSC 0.5 micron CMOS Standard Cell

Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	To	Parameter	Cell			
			DF421	DF422	DF424	DF426
Min C Width	High	t_w	0.707	0.831	0.711	0.714
Min C Width	Low	t_w	0.767	0.778	0.770	0.775
Min RN Width	Low	t_w	0.629	0.649	0.610	0.617
Min SN Width	Low	t_w	0.591	0.731	0.593	0.598
Min D Setup		t_{su}	0.651	0.653	0.650	0.652
Min D Hold		t_h	0.170	0.170	0.171	0.170
Min SD Setup		t_{su}	0.651	0.653	0.650	0.652
Min SD Hold		t_h	0.170	0.170	0.171	0.170
Min SE Setup		t_{su}	0.776	0.777	0.778	0.779
Min SE Hold		t_h	0.170	0.170	0.171	0.170
Min RN Setup		t_{su}	0.366	0.374	0.366	0.363
Min RN Hold		t_h	0.352	0.352	0.353	0.353
Min SN Setup		t_{su}	0.217	0.217	0.214	0.216
Min SN Hold		t_h	0.557	0.560	0.559	0.560

Logic Schematic



AMI500SXSC 0.5 micron CMOS Standard Cell
Description

DF4Fx is a family of static, master-slave, multiplexed scan D flip-flops without SET or RESET. Outputs are buffered and change state on the rising edge of the clock.

Logic Symbol		Truth Table					
		C	D	SD	SE	Q	QN
	DF4Fx	↑	H	X	L	H	L
D		↑	L	X	L	L	H
C		↑	X	H	H	H	L
SD		↑	X	L	H	L	H
SE		L	X	X	X	NC	NC

NC = No Change

Core Logic
HDL Syntax

Verilog DF4Fx *inst_name* (Q, QN, C, D, SD, SE);
VHDL..... *inst_name*: DF4Fx port map (Q, QN, C, D, SD, SE);

Pin Loading

Pin Name	Equivalent Loads			
	DF4F1	DF4F2	DF4F4	DF4F6
C	1.0	1.0	1.0	1.0
D	1.0	1.0	1.0	1.0
SD	1.0	1.0	1.0	1.0
SE	2.1	2.1	2.1	2.1

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
DF4F1	6.2	8.153	16.6
DF4F2	7.1	9.491	18.9
DF4F4	9.0	13.616	27.6
DF4F6	10.3	17.026	34.5

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process


	Number of Equivalent Loads		1	3	6	10	13 (max)
DF4F1	From: C	t_{PLH}	0.584	0.655	0.751	0.870	0.957
	To: Q	t_{PHL}	0.522	0.636	0.775	0.933	1.040
DF4F2	From: C	t_{PLH}	0.620	0.677	0.761	0.874	0.959
	To: QN	t_{PHL}	0.746	0.830	0.945	1.090	1.195
	Number of Equivalent Loads		1	6	11	16	22 (max)
DF4F2	From: C	t_{PLH}	0.602	0.702	0.786	0.862	0.946
	To: Q	t_{PHL}	0.539	0.686	0.805	0.912	1.036
DF4F4	From: C	t_{PLH}	0.731	0.796	0.861	0.927	1.007
	To: QN	t_{PHL}	0.822	0.934	1.026	1.110	1.211
	Number of Equivalent Loads		1	10	20	30	40 (max)
DF4F4	From: C	t_{PLH}	0.953	1.031	1.092	1.144	1.230
	To: Q	t_{PHL}	0.891	1.008	1.093	1.171	1.258
DF4F6	From: C	t_{PLH}	0.616	0.685	0.755	0.827	0.908
	To: QN	t_{PHL}	0.722	0.830	0.940	1.040	1.111
	Number of Equivalent Loads		1	14	29	44	58 (max)
DF4F6	From: C	t_{PLH}	0.973	1.017	1.079	1.149	1.218
	To: Q	t_{PHL}	0.898	1.000	1.085	1.153	1.209
DF4F6	From: C	t_{PLH}	0.676	0.765	0.829	0.882	0.928
	To: QN	t_{PHL}	0.829	0.936	1.017	1.098	1.181

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell
Timing Constraints

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process


From	To	Parameter	Cell			
			DF4F1	DF4F2	DF4F4	DF4F6
Min C Width	High	t_w	0.590	0.680	0.614	0.655
Min C Width	Low	t_w	0.709	0.710	0.708	0.706
Min D Setup		t_{su}	0.596	0.596	0.595	0.593
Min D Hold		t_h	0.168	0.169	0.168	0.168
Min SD Setup		t_{su}	0.596	0.596	0.595	0.593
Min SD Hold		t_h	0.168	0.169	0.168	0.168
Min SE Setup		t_{su}	0.722	0.722	0.723	0.721
Min SE Hold		t_h	0.168	0.169	0.168	0.168

Logic Schematic


AMI500SXSC 0.5 micron CMOS Standard Cell

Description

DL00x is a family of transparent, unbuffered D latch with active low gate transparency and without SET or RESET.

Logic Symbol	Truth Table												
	<table border="1"><thead><tr><th>GN</th><th>D</th><th>Q</th></tr></thead><tbody><tr><td>L</td><td>L</td><td>L</td></tr><tr><td>L</td><td>H</td><td>H</td></tr><tr><td>H</td><td>X</td><td>NC</td></tr></tbody></table> <p>NC = No Change</p>	GN	D	Q	L	L	L	L	H	H	H	X	NC
GN	D	Q											
L	L	L											
L	H	H											
H	X	NC											

Core Logic

HDL Syntax

Verilog DL00x *inst_name* (Q, D, GN);

VHDL *inst_name*: DL00x port map (Q, D, GN);

Pin Loading

Pin Name	Equivalent Loads	
	DL001	DL002
D	1.0	1.0
GN	1.0	1.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
DL001	2.6	3.324	3.9
DL002	2.9	3.993	5.0

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process


	Number of Equivalent Loads		1	3	6	10	13 (max)
DL001	From: D	t_{PLH}	0.301	0.370	0.466	0.588	0.678
	To: Q	t_{PHL}	0.353	0.448	0.573	0.723	0.829
DL001	From: GN	t_{PLH}	0.360	0.424	0.519	0.641	0.732
	To: Q	t_{PHL}	0.501	0.588	0.709	0.860	0.969
	Number of Equivalent Loads		1	6	11	16	22 (max)
DL002	From: D	t_{PLH}	0.322	0.404	0.482	0.557	0.646
	To: Q	t_{PHL}	0.377	0.510	0.609	0.700	0.807
DL002	From: GN	t_{PLH}	0.383	0.478	0.553	0.620	0.694
	To: Q	t_{PHL}	0.514	0.638	0.744	0.843	0.956

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Timing Constraints

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process


From	Delay (ns) To	Parameter	Cell	
			DL001	DL002
Min GN Width	Low	t_w	0.504	0.512
Min D Setup		t_{su}	0.350	0.371
Min D Hold		t_h	0.138	0.138

Logic Schematic


AMI500SXSC 0.5 micron CMOS Standard Cell

Description

DL011 is a transparent, unbuffered D latch with active low gate transparency. RESET is active low.

Logic Symbol	Truth Table	Pin Loading																									
		RN	D	GN	Q	Equivalent Load																					
	<table border="1"> <thead> <tr> <th>RN</th> <th>D</th> <th>GN</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>H</td> <td>NC</td> </tr> <tr> <td>L</td> <td>X</td> <td>X</td> <td>L</td> </tr> </tbody> </table> <p>NC = No Change</p>	RN	D	GN	Q	H	L	L	L	H	H	L	H	H	X	H	NC	L	X	X	L					D	1.0
RN	D	GN	Q																								
H	L	L	L																								
H	H	L	H																								
H	X	H	NC																								
L	X	X	L																								
						GN	1.0																				
						RN	1.0																				

Equivalent Gates 3.4

HDL Syntax

Verilog DL011 *inst_name* (Q, D, GN, RN);
VHDL..... *inst_name*: DL011 port map (Q, D, GN, RN);

Size And Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	4.112	nA
EQL_{pd}	6.2	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process


From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	2	4	7	9 (max)
D		Q	t_{PLH}	0.351	0.404	0.514	0.684	0.800
			t_{PHL}	0.371	0.419	0.506	0.626	0.701
GN		Q	t_{PLH}	0.420	0.472	0.578	0.739	0.848
			t_{PHL}	0.511	0.552	0.638	0.770	0.860
RN		Q	t_{PLH}	0.292	0.347	0.456	0.615	0.719
			t_{PHL}	0.264	0.307	0.389	0.506	0.582

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell
Timing Constraints

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	To	Parameter	Value
Min GN Width	Low	t_w	0.518
Min RN Width	Low	t_w	0.663
Min D Setup		t_{su}	0.367
Min D Hold		t_h	0.140
Min RN Setup		t_{su}	0.290
Min RN Hold		t_h	0.214

Logic Schematic


DL021



AMI500SXSC 0.5 micron CMOS Standard Cell

Description

DL021 is a transparent, unbuffered D latch with active low gate transparency. SET is active low.

Logic Symbol	Truth Table	Pin Loading																					
			Equivalent Load																				
	<table border="1"> <thead> <tr> <th>SN</th> <th>GN</th> <th>D</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>X</td> <td>X</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>X</td> <td>NC</td> </tr> <tr> <td>H</td> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> <td>H</td> </tr> </tbody> </table> <p>NC = No Change</p>	SN	GN	D	Q	L	X	X	H	H	H	X	NC	H	L	L	L	H	L	H	H	D	1.0
SN	GN	D	Q																				
L	X	X	H																				
H	H	X	NC																				
H	L	L	L																				
H	L	H	H																				
		GN	1.0																				
		SN	1.0																				

Equivalent Gates 2.9

HDL Syntax

Verilog DL021 *inst_name* (Q, D, GN, SN);
VHDL..... *inst_name*: DL021 port map (Q, D, GN, SN);

Size And Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	3.784	nA
EQL_{pd}	4.4	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process


From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	2	4	7	9 (max)
D		Q	t_{PLH}	0.322	0.362	0.442	0.560	0.639
			t_{PHL}	0.384	0.445	0.554	0.702	0.794
GN		Q	t_{PLH}	0.398	0.435	0.508	0.613	0.682
			t_{PHL}	0.540	0.603	0.710	0.850	0.936
SN		Q	t_{PLH}	0.132	0.173	0.248	0.353	0.420
			t_{PHL}	0.186	0.238	0.332	0.472	0.573

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell
Timing Constraints

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	To	Parameter	Value
Min GN Width	Low	t_w	0.533
Min SN Width	Low	t_w	0.710
Min D Setup		t_{su}	0.385
Min D Hold		t_h	0.134
Min SN Setup		t_{su}	0.188
Min SN Hold		t_h	0.482

Logic Schematic


DL031



AMI500SXSC 0.5 micron CMOS Standard Cell

Description

DL031 is a transparent, unbuffered D latch with active low gate transparency. RESET and SET are active low.

Logic Symbol	Truth Table	Pin Loading					
		SN	RN	D	GN	Q	
		L	L	X	X	IL	
		L	H	X	X	H	
		H	L	X	X	L	
		H	H	X	H	NC	
		H	H	L	L	L	
		H	H	H	L	H	
NC = No Change				IL = Illegal			

Core Logic

Equivalent Gates 3.7

HDL Syntax

Verilog DL031 *inst_name* (Q, D, GN, RN, SN);
VHDL *inst_name*: DL031 port map (Q, D, GN, RN, SN);

Size And Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ C$)	4.664	nA
EQL_{pd}	6.4	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ C$, $V_{DD} = 5.0V$, Typical Process


From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	2	4	7	9 (max)
D		Q	t_{PLH}	0.440	0.486	0.569	0.680	0.749
			t_{PHL}	0.492	0.556	0.672	0.833	0.934
GN		Q	t_{PLH}	0.504	0.549	0.631	0.742	0.812
			t_{PHL}	0.669	0.736	0.849	0.994	1.082
SN		Q	t_{PLH}	0.146	0.186	0.259	0.362	0.428
			t_{PHL}	0.202	0.253	0.349	0.494	0.596
RN		Q	t_{PLH}	0.460	0.507	0.591	0.706	0.779
			t_{PHL}	0.408	0.471	0.583	0.738	0.835

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell
Timing Constraints

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process


From	To	Parameter	Value
Min GN Width	Low	t_w	0.662
Min RN Width	Low	t_w	0.138
Min SN Width	Low	t_w	0.670
Min D Setup		t_{su}	0.491
Min D Hold		t_h	0.139
Min SN Setup		t_{su}	0.204
Min SN Hold		t_h	0.425
Min RN Setup		t_{su}	0.459
Min RN Hold		t_h	0.214

Logic Schematic


AMI500SXSC 0.5 micron CMOS Standard Cell

Description

DL63x is a family of transparent, buffered D latches with active low gate transparency and without SET or RESET.

Logic Symbol	Truth Table																
 The logic symbol shows a rectangular box labeled "DL63x". Inside the box, there is a "D" input at the top left, a "G" input with a circle and a bar over it at the bottom left, and two outputs: "Q" at the top right and \bar{Q} at the bottom right.	<table border="1"><thead><tr><th>D</th><th>GN</th><th>Q</th><th>QN</th></tr></thead><tbody><tr><td>L</td><td>L</td><td>L</td><td>H</td></tr><tr><td>H</td><td>L</td><td>H</td><td>L</td></tr><tr><td>X</td><td>H</td><td>NC</td><td>NC</td></tr></tbody></table> <p>NC = No Change</p>	D	GN	Q	QN	L	L	L	H	H	L	H	L	X	H	NC	NC
D	GN	Q	QN														
L	L	L	H														
H	L	H	L														
X	H	NC	NC														

Core Logic

HDL Syntax

Verilog DL63x *inst_name* (Q, QN, D, GN);

VHDL *inst_name*: DL63x port map (Q, QN, D, GN);

Pin Loading

Pin Name	Equivalent Loads			
	DL631	DL632	DL634	DL636
D	1.0	1.0	1.0	1.0
GN	1.0	1.0	1.0	1.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
DL631	4.2	5.470	9.2
DL632	4.7	6.808	11.3
DL634	6.1	10.218	18.2
DL636	7.4	13.627	25.1

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	3	6	10	13 (max)
DL631	From: D To: Q	t_{PLH} t_{PHL}	0.561 0.589	0.627 0.670	0.715 0.787	0.825 0.939	0.904 1.052
	From: D To: QN	t_{PLH} t_{PHL}	0.467 0.498	0.528 0.587	0.616 0.705	0.729 0.850	0.812 0.953
	From: GN To: Q	t_{PLH} t_{PHL}	0.620 0.730	0.683 0.803	0.771 0.919	0.884 1.078	0.966 1.200
	From: GN To: QN	t_{PLH} t_{PHL}	0.614 0.554	0.673 0.643	0.760 0.762	0.876 0.906	0.962 1.008
DL632	Number of Equivalent Loads		1	6	11	16	22 (max)
	From: D To: Q	t_{PLH} t_{PHL}	0.617 0.645	0.688 0.743	0.757 0.832	0.825 0.917	0.907 1.015
	From: D To: QN	t_{PLH} t_{PHL}	0.469 0.492	0.554 0.620	0.628 0.720	0.698 0.811	0.777 0.910
	From: GN To: Q	t_{PLH} t_{PHL}	0.679 0.797	0.747 0.895	0.816 0.988	0.887 1.078	0.972 1.182
	From: GN To: QN	t_{PLH} t_{PHL}	0.618 0.547	0.707 0.677	0.784 0.781	0.857 0.873	0.941 0.976
DL634	Number of Equivalent Loads		1	10	20	30	40 (max)
	From: D To: Q	t_{PLH} t_{PHL}	0.697 0.768	0.754 0.836	0.822 0.950	0.891 1.044	0.963 1.111
	From: D To: QN	t_{PLH} t_{PHL}	0.509 0.494	0.570 0.605	0.639 0.697	0.704 0.780	0.766 0.859
	From: GN To: Q	t_{PLH} t_{PHL}	0.744 0.902	0.833 1.013	0.901 1.101	0.958 1.182	1.011 1.260
	From: GN To: QN	t_{PLH} t_{PHL}	0.630 0.557	0.697 0.642	0.768 0.739	0.844 0.837	0.924 0.934

AMI500SXSC 0.5 micron CMOS Standard Cell

	Number of Equivalent Loads		1	14	29	44	58 (max)
DL636	From: D	t_{PLH}	0.728	0.778	0.840	0.904	0.964
	To: Q	t_{PHL}	0.750	0.861	0.950	1.025	1.089
	From: D	t_{PLH}	0.542	0.628	0.704	0.767	0.821
	To: QN	t_{PHL}	0.542	0.666	0.765	0.854	0.933
	From: GN	t_{PLH}	0.785	0.832	0.892	0.960	1.029
	To: Q	t_{PHL}	0.917	0.996	1.082	1.166	1.243
	From: GN	t_{PLH}	0.695	0.772	0.845	0.912	0.971
	To: QN	t_{PHL}	0.602	0.707	0.794	0.891	0.991


Delay will vary with input conditions. See page 2-Reference for interconnect estimates.

Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	To	Parameter	Cell			
			DL631	DL632	DL634	DL636
Min GN Width	Low	t_w	0.521	0.555	0.591	0.644
Min D Setup		t_{su}	0.369	0.403	0.442	0.493
Min D Hold		t_h	0.138	0.138	0.138	0.138


Logic Schematic



AMI500SXSC 0.5 micron CMOS Standard Cell

Description

DL64x is a family of transparent, buffered D latches with active low gate transparency. RESET is active low.

Logic Symbol	Truth Table																									
	<table border="1"> <thead> <tr> <th>RN</th> <th>D</th> <th>GN</th> <th>Q</th> <th>QN</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>L</td> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> <td>H</td> <td>L</td> </tr> <tr> <td>H</td> <td>X</td> <td>H</td> <td>NC</td> <td>NC</td> </tr> <tr> <td>L</td> <td>X</td> <td>X</td> <td>L</td> <td>H</td> </tr> </tbody> </table> <p>NC = No Change</p>	RN	D	GN	Q	QN	H	L	L	L	H	H	H	L	H	L	H	X	H	NC	NC	L	X	X	L	H
RN	D	GN	Q	QN																						
H	L	L	L	H																						
H	H	L	H	L																						
H	X	H	NC	NC																						
L	X	X	L	H																						

HDL Syntax

Verilog DL64x *inst_name* (Q, QN, D, GN);

VHDL..... *inst_name*: DL64x port map (Q, QN, D, GN);

Pin Loading

Pin Name	Equivalent Loads			
	DL641	DL642	DL644	DL646
D	1.0	1.0	1.0	1.0
GN	1.0	1.0	1.0	1.0
RN	1.0	1.0	1.0	1.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL _{pd} (Eq-load)
DL641	4.2	5.575	9.6
DL642	4.5	6.900	12.0
DL644	7.4	12.375	23.6
DL646	8.4	15.116	29.3

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell

Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	3	6	10	13 (max)
DL641	From: D	t_{PLH}	0.440	0.527	0.638	0.774	0.869
	To: Q	t_{PHL}	0.516	0.632	0.775	0.940	1.053
	From: D	t_{PLH}	0.651	0.719	0.815	0.937	1.026
	To: QN	t_{PHL}	0.643	0.732	0.854	1.007	1.117
	From: GN	t_{PLH}	0.504	0.593	0.703	0.831	0.919
	To: Q	t_{PHL}	0.673	0.786	0.926	1.090	1.203
DL642	From: GN	t_{PLH}	0.813	0.878	0.974	1.102	1.196
	To: QN	t_{PHL}	0.707	0.790	0.911	1.071	1.189
	From: RN	t_{PLH}	0.461	0.548	0.663	0.803	0.901
	To: Q	t_{PHL}	0.372	0.479	0.616	0.782	0.898
	From: RN	t_{PLH}	0.522	0.586	0.682	0.810	0.905
	To: QN	t_{PHL}	0.670	0.757	0.876	1.029	1.145
	Number of Equivalent Loads		1	6	11	16	22 (max)
DL642	From: D	t_{PLH}	0.460	0.576	0.670	0.755	0.849
	To: Q	t_{PHL}	0.532	0.705	0.834	0.946	1.067
	From: D	t_{PLH}	0.762	0.827	0.893	0.960	1.040
	To: QN	t_{PHL}	0.735	0.841	0.940	1.036	1.148
	From: GN	t_{PLH}	0.536	0.653	0.740	0.817	0.902
	To: Q	t_{PHL}	0.703	0.862	0.979	1.080	1.189
	From: GN	t_{PLH}	0.944	1.008	1.061	1.110	1.164
DL642	To: QN	t_{PHL}	0.813	0.917	1.009	1.095	1.192
	From: RN	t_{PLH}	0.484	0.603	0.699	0.785	0.880
	To: Q	t_{PHL}	0.378	0.533	0.646	0.743	0.847
DL642	From: RN	t_{PLH}	0.582	0.648	0.718	0.789	0.876
	To: QN	t_{PHL}	0.769	0.872	0.965	1.054	1.157

AMI500SXSC 0.5 micron CMOS Standard Cell

**Core
Logic**

Number of Equivalent Loads		1	10	20	30	40 (max)	
DL644	From: D To: Q	t_{PLH} t_{PHL}	0.716 0.622	0.802 0.740	0.862 0.834	0.913 0.921	0.962 1.004
	From: D To: QN	t_{PLH} t_{PHL}	0.760 0.848	0.825 0.958	0.887 1.043	0.946 1.119	1.003 1.198
	From: GN To: Q	t_{PLH} t_{PHL}	0.763 0.754	0.851 0.870	0.922 0.971	0.982 1.067	1.035 1.165
	From: GN To: QN	t_{PLH} t_{PHL}	0.922 0.920	0.965 0.994	1.019 1.086	1.077 1.182	1.136 1.282
	From: RN To: Q	t_{PLH} t_{PHL}	0.642 0.507	0.700 0.622	0.769 0.721	0.842 0.807	0.918 0.887
	From: RN To: QN	t_{PLH} t_{PHL}	0.638 0.804	0.707 0.872	0.768 0.954	0.823 1.043	0.874 1.139
	Number of Equivalent Loads		1	10	20	30	40 (max)
DL646	From: D To: Q	t_{PLH} t_{PHL}	0.744 0.662	0.806 0.741	0.852 0.809	0.890 0.869	0.924 0.925
	From: D To: QN	t_{PLH} t_{PHL}	0.849 0.965	0.889 1.027	0.922 1.079	0.952 1.123	0.979 1.163
	From: GN To: Q	t_{PLH} t_{PHL}	0.820 0.821	0.861 0.892	0.903 0.956	0.943 1.014	0.982 1.068
	From: GN To: QN	t_{PLH} t_{PHL}	0.987 1.026	1.029 1.059	1.065 1.111	1.096 1.173	1.124 1.244
	From: RN To: Q	t_{PLH} t_{PHL}	0.661 0.571	0.722 0.628	0.774 0.706	0.818 0.778	0.856 0.833
	From: RN To: QN	t_{PLH} t_{PHL}	0.722 0.876	0.753 0.944	0.791 1.001	0.832 1.057	0.874 1.116

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


AMI500SXSC 0.5 micron CMOS Standard Cell

Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	To	Parameter	Cell			
			DL641	DL642	DL644	DL646
Min GN Width	Low	t_w	0.535	0.668	0.538	0.538
Min RN Width	Low	t_w	0.401	0.490	0.534	0.535
Min D Setup		t_{su}	0.535	0.668	0.388	0.388
Min D Hold		t_h	0.141	0.142	0.141	0.141
Min RN Setup		t_{su}	0.350	0.406	0.318	0.317
Min RN Hold		t_h	0.213	0.213	0.283	0.283


Logic Schematic



AMI500SXSC 0.5 micron CMOS Standard Cell

Description

DL65x is a family of transparent, buffered D latches with active low gate transparency. SET is active low.

Logic Symbol	Truth Table																									
	<table border="1"> <thead> <tr> <th>SN</th> <th>GN</th> <th>D</th> <th>Q</th> <th>QN</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>X</td> <td>X</td> <td>H</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>X</td> <td>NC</td> <td>NC</td> </tr> <tr> <td>H</td> <td>L</td> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> <td>H</td> <td>L</td> </tr> </tbody> </table> <p>NC = No Change</p>	SN	GN	D	Q	QN	L	X	X	H	L	H	H	X	NC	NC	H	L	L	L	H	H	L	H	H	L
SN	GN	D	Q	QN																						
L	X	X	H	L																						
H	H	X	NC	NC																						
H	L	L	L	H																						
H	L	H	H	L																						

HDL Syntax

Verilog DL65x *inst_name* (Q, QN, D, GN, SN);
VHDL..... *inst_name*: DL65x port map (Q, QN, D, GN, SN);

Pin Loading

Pin Name	Equivalent Loads			
	DL651	DL652	DL654	DL656
D	1.0	1.0	1.0	1.0
GN	1.0	1.0	1.0	1.0
SN	1.0	1.0	1.0	1.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
DL651	4.7	5.934	9.8
DL652	5.0	7.272	12.2
DL654	6.9	12.053	22.0
DL656	8.2	14.807	27.7

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

Core Logic

Number of Equivalent Loads		1	3	6	10	13 (max)	
DL651	From: D To: Q	t_{PLH} t_{PHL}	0.606 0.645	0.666 0.724	0.754 0.841	0.869 0.995	0.955 1.110
	From: D To: QN	t_{PLH} t_{PHL}	0.518 0.537	0.585 0.628	0.678 0.749	0.793 0.898	0.877 1.004
	From: GN To: Q	t_{PLH} t_{PHL}	0.673 0.794	0.729 0.861	0.816 0.973	0.935 1.137	1.026 1.267
	From: GN To: QN	t_{PLH} t_{PHL}	0.669 0.596	0.741 0.687	0.833 0.808	0.944 0.956	1.021 1.060
	From: SN To: Q	t_{PLH} t_{PHL}	0.408 0.448	0.466 0.527	0.557 0.643	0.682 0.795	0.778 0.908
	From: SN To: QN	t_{PLH} t_{PHL}	0.311 0.335	0.389 0.436	0.486 0.564	0.601 0.717	0.680 0.824
DL652	Number of Equivalent Loads		1	6	11	16	22 (max)
	From: D To: Q	t_{PLH} t_{PHL}	0.682 0.703	0.739 0.802	0.805 0.896	0.876 0.987	0.967 1.095
	From: D To: QN	t_{PLH} t_{PHL}	0.521 0.539	0.611 0.665	0.689 0.772	0.762 0.870	0.844 0.981
	From: GN To: Q	t_{PLH} t_{PHL}	0.741 0.864	0.813 0.965	0.884 1.054	0.955 1.137	1.040 1.229
	From: GN To: QN	t_{PLH} t_{PHL}	0.675 0.603	0.772 0.737	0.848 0.839	0.916 0.930	0.990 1.029
	From: SN To: Q	t_{PLH} t_{PHL}	0.486 0.501	0.555 0.600	0.621 0.692	0.687 0.781	0.764 0.886
	From: SN To: QN	t_{PLH} t_{PHL}	0.319 0.344	0.415 0.485	0.491 0.587	0.563 0.677	0.653 0.781

AMI500SXSC 0.5 micron CMOS Standard Cell
Core Logic

Number of Equivalent Loads		1	10	20	30	40 (max)	
DL654	From: D To: Q	t_{PLH} t_{PHL}	0.619 0.674	0.681 0.757	0.757 0.855	0.838 0.957	0.921 1.060
	From: D To: QN	t_{PLH} t_{PHL}	0.792 0.772	0.867 0.867	0.925 0.959	0.978 1.047	1.030 1.138
	From: GN To: Q	t_{PLH} t_{PHL}	0.696 0.811	0.766 0.951	0.837 1.042	0.904 1.114	0.969 1.175
	From: GN To: QN	t_{PLH} t_{PHL}	0.941 0.851	0.985 0.924	1.048 1.014	1.121 1.109	1.201 1.206
	From: SN To: Q	t_{PLH} t_{PHL}	0.423 0.456	0.519 0.568	0.594 0.668	0.654 0.754	0.704 0.834
	From: SN To: QN	t_{PLH} t_{PHL}	0.572 0.590	0.639 0.687	0.701 0.775	0.757 0.850	0.810 0.919
Number of Equivalent Loads		1	14	29	44	58 (max)	
DL656	From: D To: Q	t_{PLH} t_{PHL}	0.653 0.725	0.718 0.829	0.794 0.919	0.871 0.999	0.944 1.067
	From: D To: QN	t_{PLH} t_{PHL}	0.877 0.863	0.926 0.930	0.988 1.019	1.051 1.114	1.112 1.207
	From: GN To: Q	t_{PLH} t_{PHL}	0.733 0.875	0.807 0.977	0.872 1.068	0.930 1.149	0.981 1.219
	From: GN To: QN	t_{PLH} t_{PHL}	1.059 0.941	1.111 1.013	1.157 1.099	1.197 1.187	1.231 1.269
	From: SN To: Q	t_{PLH} t_{PHL}	0.484 0.500	0.555 0.601	0.613 0.696	0.677 0.788	0.744 0.875
	From: SN To: QN	t_{PLH} t_{PHL}	0.656 0.682	0.730 0.780	0.798 0.863	0.858 0.935	0.908 0.997

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


AMI500SXSC 0.5 micron CMOS Standard Cell

Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process


From	To	Parameter	Cell			
			DL651	DL652	DL654	DL656
Min GN Width	Low	t_w	0.567	0.602	0.560	0.560
Min SN Width	Low	t_w	0.536	0.577	0.526	0.525
Min D Setup		t_{su}	0.412	0.446	0.406	0.405
Min D Hold		t_h	0.135	0.135	0.135	0.135
Min SN Setup		t_{su}	0.217	0.249	0.210	0.211
Min SN Hold		t_h	0.484	0.484	0.484	0.482

Logic Schematic



AMI500SXSC 0.5 micron CMOS Standard Cell
Description

DL66x is a family of transparent, buffered D latches with active low gate transparency. RESET and SET are active low.

Logic Symbol		Truth Table																																																													
 DL66x		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>SN</th><th>RN</th><th>D</th><th>GN</th><th>Q</th><th>QN</th><th></th><th></th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>X</td><td>X</td><td>IL</td><td>IL</td><td></td><td></td></tr> <tr> <td>L</td><td>H</td><td>X</td><td>X</td><td>H</td><td>L</td><td></td><td></td></tr> <tr> <td>H</td><td>L</td><td>X</td><td>X</td><td>L</td><td>H</td><td></td><td></td></tr> <tr> <td>H</td><td>H</td><td>X</td><td>H</td><td>NC</td><td>NC</td><td></td><td></td></tr> <tr> <td>H</td><td>H</td><td>L</td><td>L</td><td>L</td><td>H</td><td></td><td></td></tr> <tr> <td>H</td><td>H</td><td>H</td><td>L</td><td>H</td><td>L</td><td></td><td></td></tr> </tbody> </table>						SN	RN	D	GN	Q	QN			L	L	X	X	IL	IL			L	H	X	X	H	L			H	L	X	X	L	H			H	H	X	H	NC	NC			H	H	L	L	L	H			H	H	H	L	H	L		
SN	RN	D	GN	Q	QN																																																										
L	L	X	X	IL	IL																																																										
L	H	X	X	H	L																																																										
H	L	X	X	L	H																																																										
H	H	X	H	NC	NC																																																										
H	H	L	L	L	H																																																										
H	H	H	L	H	L																																																										
IL = Illegal						NC = No Change																																																									

Core Logic

HDL Syntax

Verilog DL66x *inst_name* (Q, QN, D, GN, RN, SN);

VHDL *inst_name*: DL66x port map (Q, QN, D, GN, RN, SN);

Pin Loading

Pin Name	Equivalent Loads			
	DL661	DL662	DL664	DL666
D	1.0	1.0	1.0	1.0
GN	1.0	1.0	1.0	1.0
SN	1.0	1.0	2.0	2.0
RN	1.0	1.0	1.0	1.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
DL661	4.7	6.757	11.5
DL662	5.3	8.101	14.0
DL664	9.0	14.260	28.5
DL666	9.5	17.001	34.2

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

Core Logic

	Number of Equivalent Loads		1	3	6	10	13 (max)
DL661	From: D	t_{PLH}	0.730	0.793	0.878	0.982	1.057
	To: Q	t_{PHL}	0.758	0.830	0.940	1.090	1.204
	From: D	t_{PLH}	0.639	0.708	0.802	0.916	0.997
	To: QN	t_{PHL}	0.672	0.769	0.893	1.041	1.145
	From: GN	t_{PLH}	0.800	0.851	0.933	1.049	1.139
	To: Q	t_{PHL}	0.919	0.975	1.079	1.239	1.372
	From: GN	t_{PLH}	0.802	0.876	0.969	1.079	1.156
	To: QN	t_{PHL}	0.729	0.814	0.937	1.097	1.214
	From: SN	t_{PLH}	0.421	0.477	0.564	0.685	0.778
	To: Q	t_{PHL}	0.440	0.524	0.641	0.789	0.896
DL662	From: SN	t_{PLH}	0.323	0.404	0.502	0.617	0.695
	To: QN	t_{PHL}	0.349	0.450	0.581	0.738	0.848
	From: R	t_{PLH}	0.755	0.815	0.899	1.007	1.086
	To: Q	t_{PHL}	0.666	0.747	0.859	1.001	1.103
	From: RN	t_{PLH}	0.549	0.614	0.706	0.823	0.909
	To: QN	t_{PHL}	0.702	0.799	0.923	1.072	1.177
	Number of Equivalent Loads		1	6	11	16	22 (max)
	From: D	t_{PLH}	0.808	0.872	0.937	1.003	1.081
	To: Q	t_{PHL}	0.831	0.938	1.034	1.125	1.230
DL662	From: D	t_{PLH}	0.649	0.745	0.822	0.892	0.970
	To: QN	t_{PHL}	0.666	0.792	0.900	1.001	1.115
	From: GN	t_{PLH}	0.856	0.917	0.987	1.061	1.154
	To: Q	t_{PHL}	1.018	1.098	1.179	1.261	1.359
	From: GN	t_{PLH}	0.815	0.913	0.989	1.056	1.130
	To: QN	t_{PHL}	0.717	0.849	0.957	1.055	1.165
	From: SN	t_{PLH}	0.497	0.568	0.635	0.701	0.779
	To: Q	t_{PHL}	0.535	0.627	0.717	0.806	0.911
	From: SN	t_{PLH}	0.340	0.444	0.525	0.596	0.675
	To: QN	t_{PHL}	0.362	0.506	0.612	0.706	0.813
DL662	From: RN	t_{PLH}	0.826	0.885	0.948	1.014	1.096
	To: Q	t_{PHL}	0.756	0.854	0.946	1.035	1.140
DL662	From: RN	t_{PLH}	0.561	0.662	0.741	0.810	0.885
	To: QN	t_{PHL}	0.688	0.826	0.930	1.022	1.123

AMI500SXSC 0.5 micron CMOS Standard Cell
Core Logic

Number of Equivalent Loads		1	10	20	30	40 (max)	
DL664	From: D To: Q	t_{PLH} t_{PHL}	0.726 0.707	0.814 0.803	0.888 0.898	0.952 0.988	1.012 1.074
	From: D To: QN	t_{PLH} t_{PHL}	0.801 0.888	0.876 0.998	0.943 1.092	1.005 1.174	1.062 1.247
	From: GN To: Q	t_{PLH} t_{PHL}	0.799 0.847	0.864 0.952	0.934 1.044	1.000 1.127	1.062 1.205
	From: GN To: QN	t_{PLH} t_{PHL}	0.958 0.966	1.015 1.052	1.080 1.139	1.147 1.212	1.215 1.267
	From: SN To: Q	t_{PLH} t_{PHL}	0.346 0.435	0.423 0.533	0.494 0.618	0.560 0.710	0.625 0.822
	From: SN To: QN	t_{PLH} t_{PHL}	0.545 0.501	0.631 0.599	0.680 0.693	0.744 0.772	0.806 0.840
	From: RN To: Q	t_{PLH} t_{PHL}	0.639 0.543	0.712 0.650	0.786 0.746	0.849 0.843	0.897 0.949
	From: RN To: QN	t_{PLH} t_{PHL}	0.667 0.797	0.737 0.887	0.806 0.965	0.872 1.034	0.935 1.098
	Number of Equivalent Loads		1	14	29	44	58 (max)
DL666	From: D To: Q	t_{PLH} t_{PHL}	0.863 0.781	0.921 0.890	0.982 0.996	1.052 1.094	1.124 1.184
	From: D To: QN	t_{PLH} t_{PHL}	0.980 1.040	1.024 1.135	1.077 1.231	1.130 1.322	1.180 1.406
	From: GN To: Q	t_{PLH} t_{PHL}	0.918 0.962	0.972 1.079	1.044 1.170	1.119 1.248	1.192 1.313
	From: GN To: QN	t_{PLH} t_{PHL}	1.151 1.142	1.198 1.245	1.257 1.321	1.319 1.384	1.379 1.436
	From: SN To: Q	t_{PLH} t_{PHL}	0.418 0.495	0.490 0.615	0.562 0.719	0.632 0.818	0.697 0.908
	From: SN To: QN	t_{PLH} t_{PHL}	0.668 0.624	0.745 0.697	0.812 0.792	0.874 0.891	0.930 0.986
	From: RN To: Q	t_{PLH} t_{PHL}	0.714 0.611	0.767 0.749	0.843 0.851	0.925 0.938	1.008 1.015
	From: RN To: QN	t_{PLH} t_{PHL}	0.816 0.931	0.875 1.048	0.938 1.133	0.999 1.204	1.055 1.262

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


AMI500SXSC 0.5 micron CMOS Standard Cell

Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process


From	To	Parameter	Cell			
			DL661	DL662	DL664	DL666
Min GN Width	Low	t_w	0.690	0.733	0.589	0.641
Min RN Width	Low	t_w	0.447	0.489	0.310	0.327
Min SN Width	Low	t_w	0.499	0.547	0.603	0.702
Min D Setup		t_{su}	0.526	0.568	0.439	0.491
Min D Hold		t_h	0.140	0.138	0.134	0.152
Min SN Setup		t_{su}	0.225	0.266	0.187	0.211
Min SN Hold		t_h	0.430	0.425	0.562	0.648
Min RN Setup		t_{su}	0.492	0.515	0.342	0.372
Min RN Hold		t_h	0.217	0.213	0.349	0.391

Logic Schematic



AMI500SXSC 0.5 micron CMOS Standard Cell
Description

EN2x is a family of 2-input gates which perform the logical exclusive NOR (XNOR) function.

Logic Symbol	Truth Table															
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td>L</td> <td>H</td> <td>L</td> </tr> <tr> <td>H</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	B	Q	L	L	H	L	H	L	H	L	L	H	H	H
A	B	Q														
L	L	H														
L	H	L														
H	L	L														
H	H	H														

HDL Syntax

Verilog EN2x *inst_name* (Q, A, B);

VHDL..... *inst_name*: EN2x port map (Q, A, B);

Pin Loading

Pin Name	Equivalent Loads				
	EN21	EN22	EN23	EN24	EN26
A	2.0	4.0	4.0	4.0	4.0
B	2.0	4.0	4.0	4.0	4.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
EN21	1.8	2.593	4.0
EN22	4.0	5.187	9.3
EN23	5.3	5.583	13.2
EN24	5.5	6.601	15.5
EN26	6.3	7.710	19.0


a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)


 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	2	4	7	9 (max)
EN21	From: Any Input	t_{PLH}	0.263	0.292	0.349	0.435	0.492
	To: Q	t_{PHL}	0.186	0.247	0.353	0.510	0.627
EN22	Number of Equivalent Loads		1	3	6	10	13 (max)
	From: Any Input	t_{PLH}	0.245	0.273	0.317	0.376	0.421
EN23	To: Q	t_{PHL}	0.133	0.205	0.299	0.410	0.486
	Number of Equivalent Loads		1	6	11	16	22 (max)
EN24	From: Any Input	t_{PLH}	0.240	0.320	0.395	0.469	0.555
	To: Q	t_{PHL}	0.438	0.557	0.663	0.764	0.879
EN26	Number of Equivalent Loads		1	10	20	30	40 (max)
	From: Any Input	t_{PLH}	0.294	0.374	0.459	0.537	0.610
	To: Q	t_{PHL}	0.456	0.615	0.746	0.835	0.911
EN26	Number of Equivalent Loads		1	14	29	44	58 (max)
	From: Any Input	t_{PLH}	0.350	0.434	0.505	0.578	0.653
	To: Q	t_{PHL}	0.534	0.674	0.794	0.900	0.995

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


Logic Schematic


LOGICAL



AMI500SXSC 0.5 micron CMOS Standard Cell
Description

E02x is a family of 2-input gates which perform the logical exclusive OR (XOR) function.

Logic Symbol	Truth Table															
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> </tr> </tbody> </table>	A	B	Q	L	L	L	L	H	H	H	L	H	H	H	L
A	B	Q														
L	L	L														
L	H	H														
H	L	H														
H	H	L														

HDL Syntax

Verilog EO2x *inst_name* (Q, A, B);

VHDL..... *inst_name*: EO2x port map (Q, A, B);

Pin Loading

Pin Name	Equivalent Loads				
	E021	E022	E023	E024	E026
A	2.1	4.0	4.0	4.0	4.0
B	2.0	4.0	4.0	4.0	4.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
E021	1.8	2.276	4.4
E022	4.2	4.461	9.8
E023	5.0	6.600	12.8
E024	5.5	7.964	15.7
E026	6.3	9.339	18.6

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell


Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process


Number of Equivalent Loads		1	2	4	7	9 (max)
E021	From: Any Input	t_{PLH}	0.304	0.350	0.446	0.597
	To: Q	t_{PHL}	0.207	0.274	0.403	0.596
E022	Number of Equivalent Loads		1	3	6	10
	From: Any Input	t_{PLH}	0.264	0.319	0.397	0.497
E023	To: Q	t_{PHL}	0.166	0.236	0.326	0.443
	Number of Equivalent Loads		1	6	11	16
E024	From: Any Input	t_{PLH}	0.224	0.314	0.384	0.452
	To: Q	t_{PHL}	0.390	0.510	0.608	0.698
E026	Number of Equivalent Loads		1	10	20	30
	From: Any Input	t_{PLH}	0.239	0.330	0.414	0.481
	To: Q	t_{PHL}	0.419	0.540	0.615	0.706
E026	Number of Equivalent Loads		1	14	29	44
	From: Any Input	t_{PLH}	0.268	0.372	0.464	0.535
	To: Q	t_{PHL}	0.455	0.573	0.673	0.773

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Logic Schematic




LOGICAL



AMI500SXSC 0.5 micron CMOS Standard Cell
Description

EO3x is a family of 3-input gates which perform the logical exclusive OR (XOR) function.

Logic Symbol	Truth Table																																				
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>Q</th> </tr> </thead> <tbody> <tr><td>L</td><td>L</td><td>L</td><td>L</td></tr> <tr><td>L</td><td>L</td><td>H</td><td>H</td></tr> <tr><td>L</td><td>H</td><td>L</td><td>H</td></tr> <tr><td>L</td><td>H</td><td>H</td><td>L</td></tr> <tr><td>H</td><td>L</td><td>L</td><td>H</td></tr> <tr><td>H</td><td>L</td><td>H</td><td>L</td></tr> <tr><td>H</td><td>H</td><td>L</td><td>L</td></tr> <tr><td>H</td><td>H</td><td>H</td><td>H</td></tr> </tbody> </table>	A	B	C	Q	L	L	L	L	L	L	H	H	L	H	L	H	L	H	H	L	H	L	L	H	H	L	H	L	H	H	L	L	H	H	H	H
A	B	C	Q																																		
L	L	L	L																																		
L	L	H	H																																		
L	H	L	H																																		
L	H	H	L																																		
H	L	L	H																																		
H	L	H	L																																		
H	H	L	L																																		
H	H	H	H																																		

HDL Syntax

Verilog EO3x *inst_name* (Q, A, B, C);

VHDL..... *inst_name*: EO3x port map (Q, A, B, C);

Pin Loading

Pin Name	Equivalent Loads				
	EO31	EO32	EO33	EO34	EO36
A	2.0	2.0	2.0	2.0	2.0
B	2.0	2.1	2.0	2.0	2.0
C	2.0	3.1	3.0	3.0	3.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
EO31	3.7	4.423	10.7
EO32	5.3	5.624	16.0
EO33	6.3	6.999	18.8
EO34	6.9	8.368	21.6
EO36	7.6	9.752	24.5

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell


Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

		Number of Equivalent Loads		1	2	4	7	9 (max)
E031		From: Any Input To: Q		t _{PLH} 0.689 0.601	t _{PHL} 0.738 0.671	0.839 0.812	0.996 1.024	1.102 1.166
E032		Number of Equivalent Loads		1	3	6	10	13 (max)
		From: Any Input To: Q		t _{PLH} 0.786 0.721	t _{PHL} 0.845 0.773	0.916 0.880	0.997 1.017	1.053 1.113
E033		Number of Equivalent Loads		1	6	11	16	22 (max)
		From: Any Input To: Q		t _{PLH} 0.711 0.914	t _{PHL} 0.808 1.011	0.885 1.095	0.952 1.174	1.027 1.264
E034		Number of Equivalent Loads		1	10	20	30	40 (max)
		From: Any Input To: Q		t _{PLH} 0.776 0.923	t _{PHL} 0.845 1.052	0.919 1.144	0.990 1.234	1.061 1.326
E036		Number of Equivalent Loads		1	14	29	44	58 (max)
		From: Any Input To: Q		t _{PLH} 0.845 0.976	t _{PHL} 0.931 1.079	0.993 1.175	1.044 1.263	1.112 1.339

Delay will vary with input conditions. See page 2-15 for interconnect estimates.



Logic Schematic



AMI500SXSC 0.5 micron CMOS Standard Cell

Description

IIDx is a family of non-inverting clock drivers with a single output.

Logic Symbol	Truth Table						
 	<table border="1"> <tr> <td>A</td> <td>Q</td> </tr> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </table>	A	Q	L	L	H	H
A	Q						
L	L						
H	H						

Core Logic

HDL Syntax

Verilog IIDx *inst_name* (Q, A);

VHDL..... *inst_name*: IIDx port map (Q, A);

Pin Loading

Pin Name	Equivalent Loads				
	IID1	IID2	IID3	IID4	IID6
A	1.0	1.0	2.0	1.9	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
IID1	1.1	1.457	2.5
IID2	1.3	2.125	3.6
IID3	2.1	3.510	5.6
IID4	2.4	4.178	6.7
IID6	2.6	5.552	9.8

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process



	Number of Equivalent Loads		1	3	6	10	13 (max)
IID1	From: A	t_{PLH}	0.198	0.258	0.344	0.462	0.555
	To: Q	t_{PHL}	0.196	0.285	0.406	0.558	0.667
IID2	Number of Equivalent Loads		1	6	11	16	22 (max)
	From: A	t_{PLH}	0.206	0.301	0.384	0.462	0.551
IID3	To: Q	t_{PHL}	0.229	0.347	0.448	0.547	0.671
	Number of Equivalent Loads		1	8	16	23	31 (max)
IID4	From: A	t_{PLH}	0.171	0.253	0.331	0.394	0.464
	To: Q	t_{PHL}	0.167	0.269	0.369	0.451	0.541
IID6	Number of Equivalent Loads		1	10	20	30	40 (max)
	From: A	t_{PLH}	0.208	0.268	0.328	0.389	0.452
	To: Q	t_{PHL}	0.186	0.289	0.375	0.457	0.538
	Number of Equivalent Loads		1	14	29	44	58 (max)
	From: A	t_{PLH}	0.216	0.286	0.354	0.417	0.473
	To: Q	t_{PHL}	0.199	0.308	0.409	0.495	0.568

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

INVx is a family of inverters which perform the logical NOT function.

Logic Symbol	Truth Table						
 	<table border="1"> <thead> <tr> <th>A</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> </tr> </tbody> </table>	A	Q	L	H	H	L
A	Q						
L	H						
H	L						

Core Logic

HDL Syntax

Verilog INVx *inst_name* (Q, A);

VHDL..... *inst_name*: INVx port map (Q, A);

Pin Loading

Pin Name	Equivalent Loads					
	INV1	INV2	INV3	INV4	INV5	INV6
A	1.0	1.9	2.9	3.9	4.9	5.8

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL _{pd} (Eq-load)
INV1	0.8	0.755	0.8
INV2	1.1	1.458	1.6
INV3	1.3	2.126	1.7
INV4	1.6	2.795	1.8
INV5	2.1	3.510	2.6
INV6	2.1	4.182	3.0

a. See page 2-13 power equation

AMI500SXSC 0.5 micron CMOS Standard Cell

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process


	Number of Equivalent Loads		1	3	6	10	13 (max)
INV1	From: A	t_{PLH}	0.077	0.152	0.253	0.371	0.451
	To: Q	t_{PHL}	0.143	0.237	0.369	0.547	0.684
INV2	Number of Equivalent Loads		1	6	11	16	22 (max)
	From: A	t_{PLH}	0.056	0.147	0.224	0.292	0.368
INV3	To: Q	t_{PHL}	0.099	0.208	0.301	0.389	0.492
	Number of Equivalent Loads		1	8	16	23	31 (max)
INV4	From: A	t_{PLH}	0.047	0.143	0.218	0.274	0.330
	To: Q	t_{PHL}	0.067	0.181	0.290	0.375	0.464
INV5	Number of Equivalent Loads		1	10	20	30	40 (max)
	From: A	t_{PLH}	0.042	0.121	0.192	0.258	0.323
INV6	To: Q	t_{PHL}	0.075	0.168	0.253	0.341	0.431
	Number of Equivalent Loads		1	12	24	37	49 (max)
INV5	From: A	t_{PLH}	0.047	0.122	0.181	0.243	0.302
	To: Q	t_{PHL}	0.065	0.174	0.265	0.357	0.441
INV6	Number of Equivalent Loads		1	14	29	44	58 (max)
	From: A	t_{PLH}	0.038	0.130	0.200	0.257	0.304
	To: Q	t_{PHL}	0.060	0.185	0.293	0.386	0.464

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

ITAx is a family of non-inverting internal tristate buffers with active low enable.

Logic Symbol	Truth Table												
	<table border="1"> <thead> <tr> <th>EN</th> <th>A</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>X</td> <td>Z</td> </tr> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> </tbody> </table> <p>Z = High Impedance</p>	EN	A	Q	H	X	Z	L	L	L	L	H	H
EN	A	Q											
H	X	Z											
L	L	L											
L	H	H											

HDL Syntax

Verilog ITAx *inst_name* (Q, A, EN);

VHDL *inst_name*: ITAx port map (Q, A, EN);

Pin Loading

Pin Name	Equivalent Loads			
	ITA1	ITA2	ITA4	ITA6
A	1.0	1.0	1.0	1.0
EN	1.5	2.1	3.2	4.4
Q	0.7	0.9	1.8	2.8

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
ITA1	1.8	2.239	4.3
ITA2	2.1	2.961	6.5
ITA4	3.2	4.460	11.3
ITA6	4.2	5.962	16.2

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	11	22	32	43 (max)
ITA1	From: A	t_{PLH}	0.272	0.805	1.394	1.931	2.523
	To: Q	t_{PHL}	0.273	0.936	1.654	2.313	3.048
ITA2	From: EN	t_{ZH}	0.166	0.700	1.266	1.785	2.365
	To: Q	t_{ZL}	0.187	0.866	1.587	2.241	2.969
	Number of Equivalent Loads		1	17	34	50	67 (max)
ITA2	From: A	t_{PLH}	0.291	0.697	1.139	1.567	2.029
	To: Q	t_{PHL}	0.270	0.788	1.337	1.854	2.401
ITA4	From: EN	t_{ZH}	0.141	0.561	0.981	1.386	1.828
	To: Q	t_{ZL}	0.143	0.679	1.233	1.750	2.295
	Number of Equivalent Loads		1	28	57	86	114 (max)
ITA4	From: A	t_{PLH}	0.314	0.679	1.066	1.456	1.839
	To: Q	t_{PHL}	0.371	0.795	1.257	1.728	2.189
ITA6	From: EN	t_{ZH}	0.076	0.503	0.850	1.188	1.522
	To: Q	t_{ZL}	0.160	0.649	1.113	1.572	2.019
	Number of Equivalent Loads		1	40	80	121	161 (max)
ITA6	From: A	t_{PLH}	0.379	0.740	1.095	1.462	1.827
	To: Q	t_{PHL}	0.426	0.868	1.291	1.731	2.175
ITA6	From: EN	t_{ZH}	0.050	0.499	0.826	1.133	1.420
	To: Q	t_{ZL}	0.173	0.637	1.071	1.522	1.967

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process


From	Delay (ns) To	Parameter	Cell			
			ITA1	ITA2	ITA4	ITA6
EN	Q	t_{HZ} t_{LZ}	0.125 0.144	0.124 0.162	0.122 0.220	0.122 0.272

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

ITBx is a family of inverting internal tristate buffers with active low enable.

Core Logic

Logic Symbol	Truth Table												
	<table border="1"> <thead> <tr> <th>EN</th> <th>A</th> <th>QN</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>X</td> <td>Z</td> </tr> <tr> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td>L</td> <td>H</td> <td>L</td> </tr> </tbody> </table> <p>Z = High Impedance</p>	EN	A	QN	H	X	Z	L	L	H	L	H	L
EN	A	QN											
H	X	Z											
L	L	H											
L	H	L											

HDL Syntax

Verilog ITBx *inst_name* (QN, A, EN);

VHDL *inst_name*: ITBx port map (QN, A, EN);

Pin Loading

Pin Name	Equivalent Loads			
	ITB1	ITB2	ITB4	ITB6
A	1.0	2.0	4.0	5.9
EN	1.5	2.1	3.2	4.4
QN	0.7	0.9	1.9	2.8

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
ITB1	1.3	1.524	2.6
ITB2	1.8	2.258	3.7
ITB4	2.9	3.759	6.6
ITB6	4.0	5.260	9.5

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	11	22	32	43 (max)
ITB1	From: A	t_{PLH}	0.154	0.711	1.286	1.806	2.388
	To: QN	t_{PHL}	0.194	0.885	1.590	2.229	2.952
ITB2	From: EN	t_{ZH}	0.167	0.721	1.267	1.776	2.360
	To: QN	t_{ZL}	0.174	0.855	1.573	2.226	2.958
	Number of Equivalent Loads		1	17	34	50	67 (max)
ITB2	From: A	t_{PLH}	0.119	0.568	0.999	1.411	1.866
	To: QN	t_{PHL}	0.164	0.719	1.240	1.739	2.293
ITB4	From: EN	t_{ZH}	0.074	0.569	0.997	1.388	1.801
	To: QN	t_{ZL}	0.140	0.692	1.249	1.762	2.300
	Number of Equivalent Loads		1	28	57	86	114 (max)
ITB4	From: A	t_{PLH}	0.117	0.491	0.854	1.230	1.616
	To: QN	t_{PHL}	0.133	0.625	1.086	1.547	2.005
ITB6	From: EN	t_{ZH}	0.058	0.541	0.916	1.236	1.513
	To: QN	t_{ZL}	0.148	0.641	1.125	1.602	2.062
	Number of Equivalent Loads		1	40	80	121	161 (max)
ITB6	From: A	t_{PLH}	0.054	0.491	0.868	1.216	1.532
	To: QN	t_{PHL}	0.126	0.634	1.076	1.523	1.960
ITB6	From: EN	t_{ZH}	0.121	0.475	0.806	1.147	1.485
	To: QN	t_{ZL}	0.125	0.632	1.084	1.530	1.960

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Core Logic
Tristate Timing



 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns) To	Parameter	Cell			
			ITB1	ITB2	ITB4	ITB6
EN	QN	t_{HZ} t_{LZ}	0.124 0.134	0.124 0.160	0.123 0.218	0.121 0.271

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

ITD1x is a family of inverting internal tristate buffers with active high enable.

Logic Symbol	Truth Table												
 	<table border="1"> <thead> <tr> <th>E</th> <th>A</th> <th>QN</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>X</td> <td>Z</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> </tr> </tbody> </table> <p>Z = High Impedance</p>	E	A	QN	L	X	Z	H	L	H	H	H	L
E	A	QN											
L	X	Z											
H	L	H											
H	H	L											

HDL Syntax

Verilog ITDx *inst_name* (QN, A, E);

VHDL *inst_name*: ITDx port map (QN, A, E);

Pin Loading

Pin Name	Equivalent Loads			
	ITD1	ITD2	ITD4	ITD6
A	1.0	2.0	4.0	5.9
E	1.4	1.8	2.6	3.5
QN	0.7	0.9	1.9	2.8

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
ITD1	1.3	1.524	2.7
ITD2	1.8	2.258	4.0
ITD4	2.9	3.759	7.2
ITD6	4.0	5.260	10.4

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	11	22	32	43 (max)
ITD1	From: A	t_{PLH}	0.148	0.715	1.288	1.808	2.398
	To: QN	t_{PHL}	0.198	0.888	1.564	2.190	2.933
ITD2	From: E	t_{ZH}	0.171	0.725	1.300	1.825	2.415
	To: QN	t_{ZL}	0.216	0.895	1.563	2.184	2.900
	Number of Equivalent Loads		1	17	34	50	67 (max)
ITD2	From: A	t_{PLH}	0.130	0.571	1.009	1.423	1.872
	To: QN	t_{PHL}	0.137	0.693	1.232	1.738	2.287
ITD4	From: E	t_{ZH}	0.152	0.586	1.033	1.457	1.913
	To: QN	t_{ZL}	0.083	0.754	1.287	1.780	2.324
	Number of Equivalent Loads		1	28	57	86	114 (max)
ITD4	From: A	t_{PLH}	0.117	0.514	0.884	1.257	1.632
	To: QN	t_{PHL}	0.132	0.599	1.054	1.517	1.983
ITD6	From: E	t_{ZH}	0.148	0.553	0.942	1.323	1.691
	To: QN	t_{ZL}	0.111	0.642	1.067	1.498	1.944
	Number of Equivalent Loads		1	40	80	121	161 (max)
ITD6	From: A	t_{PLH}	0.096	0.442	0.717	0.995	1.270
	To: QN	t_{PHL}	0.065	0.614	1.053	1.481	1.892
ITD6	From: E	t_{ZH}	0.206	0.578	0.928	1.286	1.637
	To: QN	t_{ZL}	0.130	0.605	0.997	1.425	1.879

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Core Logic

Tristate Timing


 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	To	Parameter	Cell			
			ITD1	ITD2	ITD4	ITD6
E	QN	t_{HZ} t_{LZ}	0.144 0.071	0.195 0.071	0.293 0.070	0.387 0.069

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

ITEx is a family of two-phase enable inverting internal tristate buffers.

Logic Symbol	Truth Table																								
	<table border="1"> <thead> <tr> <th>EN</th> <th>E</th> <th>A</th> <th>QN</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>L</td> <td>X</td> <td>Z</td> </tr> <tr> <td>L</td> <td>H</td> <td>L</td> <td>H</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> <td>L</td> </tr> <tr> <td>L</td> <td>L</td> <td>X</td> <td>IL</td> </tr> <tr> <td>H</td> <td>H</td> <td>X</td> <td>IL</td> </tr> </tbody> </table> <p style="text-align: center;">IL = Illegal</p>	EN	E	A	QN	H	L	X	Z	L	H	L	H	L	H	H	L	L	L	X	IL	H	H	X	IL
EN	E	A	QN																						
H	L	X	Z																						
L	H	L	H																						
L	H	H	L																						
L	L	X	IL																						
H	H	X	IL																						

HDL Syntax

Verilog ITEx *inst_name* (QN, A, E, EN);

VHDL..... *inst_name*: ITEx port map (QN, A, E, EN);

Pin Loading

Pin Name	Equivalent Loads			
	ITE1	ITE2	ITE4	ITE6
A	1.0	2.0	3.9	5.9
E	0.4	0.8	1.7	2.5
EN	0.6	1.1	2.3	3.4
QN	0.8	0.9	1.9	2.8

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	$E_{QL_{pd}}$ (Eq-load)
ITE1	1.1	0.821	1.3
ITE2	1.6	1.555	2.0
ITE4	2.4	3.044	4.1
ITE6	3.4	4.545	6.2

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	11	22	32	43 (max)
ITE1	From: A To: QN	t_{PLH} t_{PHL}	0.146 0.199	0.712 0.864	1.287 1.584	1.814 2.234	2.422 2.946
	From: EN To: QN	t_{ZH}	0.188	0.779	1.367	1.887	2.469
	From: E To: QN	t_{ZL}	0.252	0.936	1.623	2.252	2.973
	Number of Equivalent Loads		1	17	34	50	67 (max)
ITE2	From: A To: QN	t_{PLH} t_{PHL}	0.098 0.137	0.566 0.683	1.015 1.243	1.426 1.759	1.861 2.298
	From: EN To: QN	t_{ZH}	0.161	0.689	1.106	1.467	1.836
	From: E To: QN	t_{ZL}	0.163	0.760	1.270	1.739	2.242
	Number of Equivalent Loads		1	28	57	86	114 (max)
ITE4	From: A To: QN	t_{PLH} t_{PHL}	0.104 0.149	0.544 0.593	0.910 1.042	1.255 1.514	1.585 2.005
	From: EN To: QN	t_{ZH}	0.029	0.502	0.916	1.286	1.618
	From: E To: QN	t_{ZL}	0.166	0.668	1.096	1.517	1.931
	Number of Equivalent Loads		1	40	80	121	161 (max)
ITE6	From: A To: QN	t_{PLH} t_{PHL}	0.068 0.140	0.492 0.615	0.853 1.027	1.186 1.463	1.489 1.918
	From: EN To: QN	t_{ZH}	0.131	0.564	0.884	1.215	1.559
	From: E To: QN	t_{ZL}	0.078	0.630	1.061	1.465	1.839

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Tristate Timing


 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns) To	Parameter	Cell			
			ITE1	ITE2	ITE4	ITE6
EN	QN	t_{HZ}	0.125	0.124	0.124	0.122
E	QN	t_{LZ}	0.070	0.070	0.070	0.069

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

JK01x is a family of static, master-slave JK flip-flops. RESET is asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Table																														
	<table border="1"> <thead> <tr> <th>RN</th> <th>J</th> <th>K</th> <th>C</th> <th>Q(n+1)</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>X</td> <td>X</td> <td>X</td> <td>L</td> </tr> <tr> <td>H</td> <td>L</td> <td>L</td> <td>↑</td> <td>NC</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> <td>↑</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> <td>↑</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> <td>↑</td> <td>$\overline{Q(n)}$</td> </tr> </tbody> </table> <p>NC = No Change</p>	RN	J	K	C	Q(n+1)	L	X	X	X	L	H	L	L	↑	NC	H	L	H	↑	L	H	H	L	↑	H	H	H	H	↑	$\overline{Q(n)}$
RN	J	K	C	Q(n+1)																											
L	X	X	X	L																											
H	L	L	↑	NC																											
H	L	H	↑	L																											
H	H	L	↑	H																											
H	H	H	↑	$\overline{Q(n)}$																											

HDL Syntax

Verilog JK01x *inst_name* (Q, C, J, K, RN);

VHDL *inst_name*: JK01x port map (Q, C, J, K, RN);

Pin Loading

Pin Name	Equivalent Loads	
	JK011	JK012
J	1.0	1.0
K	1.0	1.0
C	1.0	1.0
RN	1.0	1.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
JK011	7.1	8.444	19.9
JK012	7.6	9.178	22.5

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

JK011	Number of Equivalent Loads		1	2	4	7	9 (max)
	From: C	t_{PLH}	0.721	0.772	0.879	1.049	1.166
	To: Q	t_{PHL}	0.630	0.688	0.794	0.943	1.039
JK012	Number of Equivalent Loads		1	3	6	10	13 (max)
	From: C	t_{PLH}	0.743	0.792	0.871	0.979	1.062
	To: Q	t_{PHL}	0.648	0.720	0.802	0.893	0.953
	From: RN	t_{PHL}	0.327	0.381	0.451	0.537	0.597
	To: Q						

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


Timing Constraints

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns) To	Parameter	Cell	
			JK011	JK012
Min C Width	High	t_w	0.728	0.743
Min C Width	Low	t_w	0.675	0.673
Min RN Width	Low	t_w	0.578	0.628
Min J Setup		t_{su}	0.675	0.673
Min J Hold		t_h	0.173	0.173
Min K Setup		t_{su}	0.556	0.561
Min K Hold		t_h	0.173	0.173
Min RN Setup		t_{su}	0.320	0.360
Min RN Hold		t_h	0.346	0.345

AMI500SXSC 0.5 micron CMOS Standard Cell

Logic Schematic



Core Logic

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

JK02x is a family of static, master-slave JK flip-flops. SET is asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol		Truth Table					
		SN	J	K	C	Q(n+1)	
		L	X	X	X	H	
		H	L	L	↑	NC	
		H	L	H	↑	L	
		H	H	L	↑	H	
		H	H	H	↑	$\overline{Q(n)}$	
		NC = No Change					

Core Logic

HDL Syntax

Verilog JK02x *inst_name* (Q, C, J, K, SN);

VHDL *inst_name*: JK02x port map (Q, C, J, K, SN);

Pin Loading

Pin Name	Equivalent Loads	
	JK021	JK022
J	1.0	1.0
K	1.0	1.0
C	1.0	1.0
SN	2.1	3.1

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
JK021	6.6	8.563	16.8
JK022	7.1	9.723	18.7

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

Number of Equivalent Loads		1	2	4	7	9 (max)	
JK021	From: C To: Q	t_{PLH} t_{PHL}	0.698 0.634	0.738 0.699	0.821 0.821	0.949 0.993	1.036 1.104
	From: SN To: Q	t_{PLH}	0.130	0.169	0.240	0.349	0.418
Number of Equivalent Loads		1	3	6	10	13 (max)	
JK022	From: C To: Q	t_{PLH} t_{PHL}	0.714 0.645	0.761 0.722	0.821 0.815	0.894 0.922	0.945 0.995
	From: SN To: Q	t_{PLH}	0.094	0.138	0.196	0.264	0.311


Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns) To	Parameter	Cell	
			JK021	JK022
Min C Width	High	t_w	0.704	0.718
Min C Width	Low	t_w	0.676	0.670
Min SN Width	Low	t_w	0.915	0.940
Min J Setup		t_{su}	0.676	0.670
Min J Hold		t_h	0.172	0.172
Min K Setup		t_{su}	0.561	0.557
Min K Hold		t_h	0.172	0.172
Min SN Setup		t_{su}	0.174	0.171
Min SN Hold		t_h	0.567	0.568

Logic Schematic



Core Logic

JK031



AMI500SXSC 0.5 micron CMOS Standard Cell

Description

JK031 is a static, master-slave JK flip-flop. SET and RESET are asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Table						Pin Loading	
	RN	SN	J	K	C	Q(n+1)		Equivalent Load
JK031	L	L	X	X	X	IL		
	L	H	X	X	X	L		
	H	L	X	X	X	H		
	H	H	L	L	↑	NC		
	H	H	L	H	↑	L		
	H	H	H	L	↑	H		
	H	H	H	H	↑	<u>Q(n)</u>		
	IL = Illegal NC = No Change							
	J		1.0					
	K		1.0					
	C		1.0					
	SN		2.1					
	RN		1.0					

Equivalent Gates 7.6

HDL Syntax

Verilog JK031 *inst_name* (Q, C, J, K, RN, SN);
VHDL..... *inst_name*: JK031 port map (Q, C, J, K, RN, SN);

Size And Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	9.700	nA
EQL_{pd}	21.7	Eq-load

See page 2-13 for power equation.

Propagation Delays

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns) To	Parameter	Number of Equivalent Loads				
			1	2	4	7	9 (max)
C	Q	t_{PLH}	0.792	0.870	1.003	1.178	1.285
		t_{PHL}	0.681	0.758	0.890	1.061	1.166
RN	Q	t_{PHL}	0.361	0.424	0.550	0.725	0.837
		t_{PLH}	0.132	0.167	0.232	0.332	0.393


Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns) To	Parameter	Value
Min C Width	High	t_w	0.784
Min C Width	Low	t_w	0.721
Min RN Width	Low	t_w	0.614
Min SN Width	Low	t_w	0.895
Min J Setup		t_{su}	0.721
Min J Hold		t_h	0.172
Min K Setup		t_{su}	0.606
Min K Hold		t_h	0.172
Min RN Setup		t_{su}	0.374
Min RN Hold		t_h	0.344
Min SN Setup		t_{su}	0.215
Min SN Hold		t_h	0.566

Logic Schematic



JK12x



AMI500SXSC 0.5 micron CMOS Standard Cell

Description

JK12x is a family of static, master-slave JK flip-flops. SET and RESET are asynchronous and active low. Outputs are buffered and change state on the rising edge of the clock.

Logic Symbol	Truth Table							
	RN	SN	J	K	C	Q(n+1)	QN(n+1)	
	L	L	X	X	X	IL	IL	
	L	H	X	X	X	L	H	
	H	L	X	X	X	H	L	
	H	H	L	L	↑	NC	NC	
	H	H	L	H	↑	L	H	
	H	H	H	L	↑	H	L	
	H	H	H	H	↑	QN(n)	Q(n)	
IL = Illegal					NC = No Change			

HDL Syntax

Verilog JK12x *inst_name* (Q, QN, C, J, K, RN, SN);

VHDL..... *inst_name*: JK12x port map (Q, QN, C, J, K, RN, SN);

Pin Loading

Pin Name	Equivalent Loads			
	JK121	JK122	JK124	JK126
J	1.0	1.0	1.0	1.0
K	1.0	1.0	1.0	1.0
C	1.0	1.0	1.0	1.0
SN	2.1	2.1	2.1	2.1
RN	1.0	1.0	1.0	1.0

AMI500SXSC 0.5 micron CMOS Standard Cell
Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
JK121	8.7	11.113	25.1
JK122	9.8	13.837	31.2
JK124	11.1	16.576	37.0
JK126	12.4	19.661	43.7

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	3	6	10	13 (max)
	From: C To: Q	t_{PLH} t_{PHL}	0.707 0.668	0.784 0.780	0.887 0.930	1.015 1.113	1.106 1.243
JK121	From: C To: QN	t_{PLH} t_{PHL}	0.845 1.048	0.925 1.151	1.012 1.278	1.105 1.428	1.166 1.531
	From: RN To: Q	t_{PHL}	1.244	1.380	1.548	1.743	1.877
	From: RN To: QN	t_{PLH}	0.448	0.517	0.612	0.729	0.814
	From: SN To: Q	t_{PLH}	0.950	1.041	1.152	1.282	1.370
	From: SN To: QN	t_{PHL}	0.282	0.380	0.507	0.659	0.772
	Number of Equivalent Loads		1	6	11	16	22 (max)
	From: C To: Q	t_{PLH} t_{PHL}	1.114 0.949	1.181 1.059	1.246 1.148	1.309 1.230	1.385 1.324
JK122	From: C To: QN	t_{PLH} t_{PHL}	0.621 0.740	0.704 0.845	0.777 0.944	0.846 1.041	0.925 1.155
	From: RN To: Q	t_{PHL}	0.686	0.815	0.916	1.006	1.104
	From: RN To: QN	t_{PLH}	1.108	1.159	1.218	1.282	1.363
	From: SN To: Q	t_{PLH}	0.449	0.543	0.618	0.685	0.758
	From: SN To: QN	t_{PHL}	0.889	0.985	1.070	1.150	1.242

JK12x



AMI500SXSC 0.5 micron CMOS Standard Cell

Core Logic


Number of Equivalent Loads		1	10	20	30	40 (max)	
JK124	From: C To: Q	t_{PLH} t_{PHL}	1.203 0.983	1.289 1.133	1.348 1.231	1.396 1.327	1.438 1.427
	From: C To: QN	t_{PLH} t_{PHL}	0.705 0.809	0.763 0.956	0.840 1.051	0.911 1.125	0.970 1.188
	From: RN To: Q	t_{PHL}	0.721	0.900	1.011	1.107	1.188
	From: RN To: QN	t_{PLH}	1.210	1.288	1.342	1.385	1.423
	From: SN To: Q	t_{PLH}	0.495	0.590	0.669	0.742	0.810
	From: SN To: QN	t_{PHL}	0.977	1.059	1.153	1.248	1.344
Number of Equivalent Loads		1	14	29	44	58 (max)	
JK126	From: C To: Q	t_{PLH} t_{PHL}	1.360 1.142	1.446 1.279	1.507 1.387	1.557 1.494	1.597 1.596
	From: C To: QN	t_{PLH} t_{PHL}	0.817 0.979	0.892 1.098	0.957 1.190	1.018 1.268	1.073 1.336
	From: RN To: Q	t_{PHL}	0.873	1.032	1.141	1.228	1.305
	From: RN To: QN	t_{PLH}	1.086	1.173	1.234	1.283	1.323
	From: SN To: Q	t_{PLH}	0.627	0.705	0.780	0.852	0.916
	From: SN To: QN	t_{PHL}	0.862	0.977	1.088	1.186	1.275

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell
Timing Constraints

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process


From	To	Parameter	Cell			
			JK121	JK122	JK124	JK126
Min C Width	High	t_w	0.828	0.710	0.711	0.793
Min C Width	Low	t_w	0.720	0.720	0.720	0.721
Min RN Width	Low	t_w	0.613	0.613	0.613	0.613
Min SN Width	Low	t_w	0.791	0.587	0.588	0.485
Min J Setup		t_{su}	0.720	0.720	0.720	0.721
Min J Hold		t_h	0.172	0.172	0.172	0.180
Min K Setup		t_{su}	0.605	0.605	0.605	0.605
Min K Hold		t_h	0.172	0.172	0.172	0.180
Min RN Setup		t_{su}	0.374	0.375	0.375	0.375
Min RN Hold		t_h	0.344	0.344	0.344	0.352
Min SN Setup		t_{su}	0.214	0.214	0.214	0.214
Min SN Hold		t_h	0.565	0.565	0.565	0.582

Logic Schematic


AMI500SXSC 0.5 micron CMOS Standard Cell

Description

MX2x is a family of two-to-one digital multiplexers.

Logic Symbol	Truth Table																				
	<table border="1"> <thead> <tr> <th>S</th> <th>I0</th> <th>I1</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>X</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>X</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>X</td> <td>H</td> <td>H</td> </tr> </tbody> </table>	S	I0	I1	Q	L	L	X	L	L	H	X	H	H	X	L	L	H	X	H	H
S	I0	I1	Q																		
L	L	X	L																		
L	H	X	H																		
H	X	L	L																		
H	X	H	H																		

Core Logic

HDL Syntax

Verilog MX2x *inst_name* (Q, I0, I1, S);

VHDL..... *inst_name*: MX2x port map (Q, I0, I1, S);

Pin Loading

Pin Name	Equivalent Loads			
	MX21	MX22	MX24	MX26
I0	1.0	1.0	2.0	2.0
I1	1.0	1.0	2.0	2.0
S	1.5	1.5	4.0	4.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
MX21	2.1	2.616	5.2
MX22	2.4	3.285	6.4
MX24	4.5	7.182	13.0
MX26	5.0	8.552	15.8

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	3	6	10	13 (max)
MX21	From: Any Ix Input	t_{PLH}	0.304	0.378	0.477	0.602	0.691
	To: Q	t_{PHL}	0.336	0.432	0.562	0.721	0.835
MX22	From: S	t_{PLH}	0.406	0.473	0.570	0.695	0.788
	To: Q	t_{PHL}	0.484	0.587	0.717	0.872	0.980
MX24	Number of Equivalent Loads		1	6	11	16	22 (max)
	From: Any Ix Input	t_{PLH}	0.343	0.449	0.530	0.600	0.678
MX26	To: Q	t_{PHL}	0.359	0.502	0.618	0.724	0.843
	From: S	t_{PLH}	0.438	0.537	0.619	0.695	0.779
	To: Q	t_{PHL}	0.517	0.664	0.775	0.872	0.978
MX24	Number of Equivalent Loads		1	10	20	30	40 (max)
	From: Any Ix Input	t_{PLH}	0.318	0.403	0.478	0.545	0.613
MX26	To: Q	t_{PHL}	0.355	0.497	0.598	0.683	0.758
	From: S	t_{PLH}	0.364	0.441	0.515	0.593	0.676
	To: Q	t_{PHL}	0.430	0.568	0.683	0.785	0.883
MX26	Number of Equivalent Loads		1	14	29	44	58 (max)
	From: Any Ix Input	t_{PLH}	0.369	0.458	0.537	0.615	0.689
	To: Q	t_{PHL}	0.393	0.515	0.623	0.726	0.829
	From: S	t_{PLH}	0.413	0.478	0.559	0.642	0.721
	To: Q	t_{PHL}	0.507	0.659	0.776	0.874	0.956

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

MX4x is a family of four-to-one digital multiplexers.

Logic Symbol		Truth Table						
		I0	I1	I2	I3	S1	S0	Q
		L	X	X	X	L	L	L
		H	X	X	X	L	L	H
		X	L	X	X	L	H	L
		X	H	X	X	L	H	H
		X	X	L	X	H	L	L
		X	X	H	X	H	L	H
		X	X	X	L	H	H	L
		X	X	X	H	H	H	H

HDL Syntax

Verilog MX4x *inst_name* (Q, I0, I1, I2, I3, S0, S1);

VHDL..... *inst_name*: MX4x port map (Q, I0, I1, I2, I3, S0, S1);

Pin Loading

Pin Name	Equivalent Loads			
	MX41	MX42	MX44	MX46
I0	1.1	1.0	1.0	1.0
I1	1.1	1.0	1.0	1.0
I2	1.0	1.0	1.0	1.0
I3	1.0	1.0	1.0	1.0
S0	3.2	3.2	3.2	3.3
S1	3.2	2.2	2.2	2.2

AMI500SXSC 0.5 micron CMOS Standard Cell
Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
MX41	4.7	5.370	14.4
MX42	6.1	9.369	19.5
MX44	7.4	11.919	25.7
MX46	7.9	13.277	28.1

a. See page 2-13 for power equation.

Propagation Delays (ns)


Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	3	6	10	13 (max)
	From: Any Ix Input To: Q	t_{PLH} t_{PHL}	0.660 0.709	0.747 0.845	0.852 1.005	0.973 1.185	1.055 1.307
MX41	From: Any Sx Input To: Q	t_{PLH} t_{PHL}	0.768 0.868	0.849 0.999	0.953 1.156	1.078 1.334	1.165 1.455
	Number of Equivalent Loads		1	6	11	16	22 (max)
MX42	From: Any Ix Input To: Q	t_{PLH} t_{PHL}	0.592 0.617	0.681 0.732	0.758 0.829	0.830 0.917	0.912 1.016
	From: Any Sx Input To: Q	t_{PLH} t_{PHL}	0.709 0.795	0.792 0.918	0.864 1.018	0.932 1.107	1.010 1.206
MX44	Number of Equivalent Loads		1	10	20	30	40 (max)
	From: Any Ix Input To: Q	t_{PLH} t_{PHL}	0.634 0.635	0.721 0.755	0.790 0.858	0.857 0.949	0.928 1.033
MX46	From: Any Sx Input To: Q	t_{PLH} t_{PHL}	0.756 0.834	0.840 0.973	0.910 1.076	0.972 1.155	1.028 1.213
	Number of Equivalent Loads		1	14	29	44	58 (max)
MX46	From: Any Ix Input To: Q	t_{PLH} t_{PHL}	0.682 0.714	0.778 0.815	0.855 0.912	0.920 1.003	0.976 1.085
	From: Any Sx Input To: Q	t_{PLH} t_{PHL}	0.790 0.909	0.878 1.015	0.953 1.106	1.015 1.186	1.065 1.255

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell


Logic Schematic



AMI500SXSC 0.5 micron CMOS Standard Cell

Description

MX8x is a family of eight-to-one digital multiplexers.

Logic Symbol		Truth Table																																					
		<table border="1"> <thead> <tr> <th>S2</th><th>S1</th><th>S0</th><th>Q</th></tr> </thead> <tbody> <tr><td>L</td><td>L</td><td>L</td><td>I0</td></tr> <tr><td>L</td><td>L</td><td>H</td><td>I1</td></tr> <tr><td>L</td><td>H</td><td>L</td><td>I2</td></tr> <tr><td>L</td><td>H</td><td>H</td><td>I3</td></tr> <tr><td>H</td><td>L</td><td>L</td><td>I4</td></tr> <tr><td>H</td><td>L</td><td>H</td><td>I5</td></tr> <tr><td>H</td><td>H</td><td>L</td><td>I6</td></tr> <tr><td>H</td><td>H</td><td>H</td><td>I7</td></tr> </tbody> </table>		S2	S1	S0	Q	L	L	L	I0	L	L	H	I1	L	H	L	I2	L	H	H	I3	H	L	L	I4	H	L	H	I5	H	H	L	I6	H	H	H	I7
S2	S1	S0	Q																																				
L	L	L	I0																																				
L	L	H	I1																																				
L	H	L	I2																																				
L	H	H	I3																																				
H	L	L	I4																																				
H	L	H	I5																																				
H	H	L	I6																																				
H	H	H	I7																																				

HDL Syntax

Verilog MX8x *inst_name* (Q, I0, I1, I2, I3, I4, I5, I6, I7, S0, S1, S2);

VHDL..... *inst_name*: MX8x port map (Q, I0, I1, I2, I3, I4, I5, I6, I7, S0, S1, S2);

Pin Loading

Pin Name	Equivalent Loads			
	MX81	MX82	MX84	MX86
I0	1.0	1.0	1.0	1.0
I1	1.0	1.0	1.0	1.0
I2	1.0	1.0	1.0	1.0
I3	1.1	1.1	1.1	1.1
I4	1.0	1.0	1.0	1.0
I5	1.0	1.0	1.0	1.0
I6	1.0	1.0	1.0	1.0
I7	1.0	1.0	1.0	1.0
S0	5.4	5.5	5.5	5.5
S1	3.2	3.3	3.3	3.3
S2	2.1	2.2	3.2	3.2

AMI500SXSC 0.5 micron CMOS Standard Cell

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
MX81	9.8	13.448	33.3
MX82	11.9	18.193	43.5
MX84	11.1	16.934	42.3
MX86	11.9	18.318	45.3

a. See page 2-13 for power equation.


Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	3	6	10	13 (max)
	From: Any Ix Input	t_{PLH}	0.803	0.875	0.973	1.095	1.183
MX81	To: Q	t_{PHL}	0.828	0.928	1.068	1.245	1.374
	From: Any Sx Input	t_{PLH}	0.990	1.069	1.167	1.282	1.361
MX82	To: Q	t_{PHL}	1.063	1.139	1.272	1.468	1.624
	Number of Equivalent Loads		1	6	11	16	22 (max)
MX82	From: Any Ix Input	t_{PLH}	0.844	0.894	0.931	0.964	1.000
	To: Q	t_{PHL}	0.847	0.915	0.973	1.028	1.090
MX84	From: Any Sx Input	t_{PLH}	1.033	1.076	1.115	1.151	1.193
	To: Q	t_{PHL}	1.078	1.131	1.190	1.251	1.327
MX84	Number of Equivalent Loads		1	10	20	30	40 (max)
	From: Any Ix Input	t_{PLH}	0.883	0.966	1.042	1.112	1.178
MX84	To: Q	t_{PHL}	0.886	0.992	1.095	1.195	1.293
	From: Any Sx Input	t_{PLH}	1.095	1.166	1.231	1.290	1.346
	To: Q	t_{PHL}	1.132	1.245	1.358	1.470	1.584
MX86	Number of Equivalent Loads		1	14	29	44	58 (max)
	From: Any Ix Input	t_{PLH}	0.935	1.045	1.118	1.175	1.221
MX86	To: Q	t_{PHL}	0.959	1.096	1.199	1.285	1.356
	From: Any Sx Input	t_{PLH}	1.150	1.216	1.291	1.365	1.435
	To: Q	t_{PHL}	1.181	1.355	1.458	1.534	1.594

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

Logic Schematic



AMI500SXSC 0.5 micron CMOS Standard Cell

Description

MXI2x is a family of inverting two-to-one digital multiplexers.

Logic Symbol	Truth Table																				
	<table border="1"> <thead> <tr> <th>S</th> <th>I0</th> <th>I1</th> <th>QN</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>X</td> <td>H</td> </tr> <tr> <td>L</td> <td>H</td> <td>X</td> <td>L</td> </tr> <tr> <td>H</td> <td>X</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>H</td> <td>L</td> </tr> </tbody> </table>	S	I0	I1	QN	L	L	X	H	L	H	X	L	H	X	L	H	H	X	H	L
S	I0	I1	QN																		
L	L	X	H																		
L	H	X	L																		
H	X	L	H																		
H	X	H	L																		

Core Logic

HDL Syntax

Verilog MXI2x *inst_name* (QN, I0, I1, S);

VHDL..... *inst_name*: MXI2x port map (QN, I0, I1, S);

Pin Loading

Pin Name	Equivalent Loads			
	MXI21	MXI22	MXI24	MXI26
I0	1.0	1.0	1.0	1.0
I1	1.0	1.0	1.0	1.0
S	1.5	1.5	2.1	2.1

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL_{pd} (Eq-load)
MXI21	2.6	3.330	6.8
MXI22	2.9	3.999	8.0
MXI24	4.2	7.081	12.9
MXI26	5.3	9.605	18.8

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	3	6	10	13 (max)
MXI21	From: Any Ix Input	t_{PLH}	0.393	0.457	0.552	0.675	0.767
	To: QN	t_{PHL}	0.433	0.515	0.638	0.801	0.923
MXI22	From: S	t_{PLH}	0.559	0.625	0.716	0.829	0.911
	To: QN	t_{PHL}	0.535	0.618	0.737	0.890	1.003
MXI24	Number of Equivalent Loads		1	6	11	16	22 (max)
	From: Any Ix Input	t_{PLH}	0.417	0.505	0.579	0.652	0.743
MXI26	To: QN	t_{PHL}	0.450	0.567	0.669	0.765	0.874
	From: S	t_{PLH}	0.567	0.656	0.731	0.800	0.878
	To: QN	t_{PHL}	0.548	0.666	0.767	0.862	0.970
MXI24	Number of Equivalent Loads		1	10	20	30	40 (max)
	From: Any Ix Input	t_{PLH}	0.410	0.498	0.581	0.659	0.735
MXI26	To: QN	t_{PHL}	0.495	0.609	0.720	0.822	0.918
	From: S	t_{PLH}	0.560	0.655	0.729	0.801	0.874
	To: QN	t_{PHL}	0.573	0.679	0.794	0.894	0.978
MXI26	Number of Equivalent Loads		1	14	29	44	58 (max)
	From: Any Ix Input	t_{PLH}	0.403	0.488	0.566	0.641	0.709
	To: QN	t_{PHL}	0.478	0.596	0.686	0.766	0.837
	From: S	t_{PLH}	0.574	0.655	0.722	0.783	0.837
	To: QN	t_{PHL}	0.533	0.645	0.753	0.849	0.931

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

NA2x is a family of 2-input gates which perform the logical NAND function.

Logic Symbol	Truth Table															
 	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> </tr> </tbody> </table>	A	B	Q	L	L	H	L	H	H	H	L	H	H	H	L
A	B	Q														
L	L	H														
L	H	H														
H	L	H														
H	H	L														

Core Logic

HDL Syntax

Verilog NA2x *inst_name* (Q, A, B);

VHDL..... *inst_name*: NA2x port map (Q, A, B);

Pin Loading

Pin Name	Equivalent Loads				
	NA21	NA22	NA23	NA24	NA26
A	1.0	2.0	3.9	2.0	2.0
B	1.0	1.9	3.9	2.0	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL _{pd} (Eq-load)
NA21	0	1.242	1.1
NA22	1.6	2.447	2.4
NA23	3.2	4.375	5.2
NA24	4.2	6.615	11.7
NA26	4.5	7.934	14.3

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process


	Number of Equivalent Loads		1	2	4	7	9 (max)
NA21	From: Any Input	t_{PLH}	0.100	0.144	0.226	0.336	0.404
	To: Q	t_{PHL}	0.158	0.215	0.324	0.482	0.584
NA22	Number of Equivalent Loads		1	3	6	10	13 (max)
	From: Any Input	t_{PLH}	0.078	0.124	0.180	0.246	0.292
NA23	To: Q	t_{PHL}	0.123	0.181	0.256	0.349	0.416
	Number of Equivalent Loads		1	6	11	16	22 (max)
NA24	From: Any Input	t_{PLH}	0.072	0.125	0.168	0.210	0.264
	To: Q	t_{PHL}	0.095	0.164	0.225	0.282	0.348
NA26	Number of Equivalent Loads		1	10	20	30	40 (max)
	From: Any Input	t_{PLH}	0.274	0.347	0.420	0.488	0.553
	To: Q	t_{PHL}	0.334	0.426	0.521	0.615	0.710
NA26	Number of Equivalent Loads		1	14	29	44	58 (max)
	From: Any Input	t_{PLH}	0.303	0.380	0.451	0.515	0.572
	To: Q	t_{PHL}	0.396	0.491	0.547	0.641	0.736

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

NA3x is a family of 3-input gates which perform the logical NAND function.

Logic Symbol	Truth Table																				
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>L</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>L</td><td>H</td></tr> <tr> <td>H</td><td>H</td><td>H</td><td>L</td></tr> </tbody> </table>	A	B	C	Q	L	X	X	H	X	L	X	H	X	X	L	H	H	H	H	L
A	B	C	Q																		
L	X	X	H																		
X	L	X	H																		
X	X	L	H																		
H	H	H	L																		

Core Logic

HDL Syntax

Verilog NA3x *inst_name* (Q, A, B, C);

VHDL..... *inst_name*: NA3x port map (Q, A, B, C);

Pin Loading

Pin Name	Equivalent Loads				
	NA31	NA32	NA33	NA34	NA36
A	1.0	1.9	2.0	2.0	2.0
B	1.0	1.9	2.0	1.9	2.0
C	1.0	2.0	2.0	2.0	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
NA31	1.3	1.652	1.7
NA32	2.4	3.234	3.1
NA33	4.0	5.420	9.0
NA34	4.7	7.454	13.1
NA36	5.5	8.826	16.0

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process


	Number of Equivalent Loads		1	2	4	5	7 (max)
NA31	From: Any Input	t_{PLH}	0.124	0.166	0.244	0.282	0.356
	To: Q	t_{PHL}	0.199	0.277	0.424	0.494	0.628
NA32	Number of Equivalent Loads		1	2	5	8	10 (max)
	From: Any Input	t_{PLH}	0.096	0.120	0.182	0.238	0.273
NA33	To: Q	t_{PHL}	0.157	0.194	0.284	0.372	0.435
	Number of Equivalent Loads		1	6	11	16	22 (max)
NA34	From: Any Input	t_{PLH}	0.294	0.378	0.452	0.522	0.602
	To: Q	t_{PHL}	0.366	0.483	0.581	0.670	0.771
NA36	Number of Equivalent Loads		1	10	20	30	40 (max)
	From: Any Input	t_{PLH}	0.307	0.379	0.451	0.520	0.588
	To: Q	t_{PHL}	0.396	0.508	0.599	0.687	0.778
NA36	Number of Equivalent Loads		1	14	29	44	58 (max)
	From: Any Input	t_{PLH}	0.346	0.425	0.494	0.557	0.612
	To: Q	t_{PHL}	0.439	0.533	0.623	0.708	0.786

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

NA4x is a family of 4-input gates which perform the logical NAND function.

Logic Symbol	Truth Table																														
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>L</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>L</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>L</td><td>H</td></tr> <tr> <td>H</td><td>H</td><td>H</td><td>H</td><td>L</td></tr> </tbody> </table>	A	B	C	D	Q	L	X	X	X	H	X	L	X	X	H	X	X	L	X	H	X	X	X	L	H	H	H	H	H	L
A	B	C	D	Q																											
L	X	X	X	H																											
X	L	X	X	H																											
X	X	L	X	H																											
X	X	X	L	H																											
H	H	H	H	L																											

Core Logic

HDL Syntax

Verilog NA4x *inst_name* (Q, A, B, C, D);

VHDL *inst_name*: NA4x port map (Q, A, B, C, D);

Pin Loading

Pin Name	Equivalent Loads				
	NA41	NA42	NA43	NA44	NA46
A	1.0	2.0	1.9	1.9	2.0
B	1.0	2.0	1.9	1.9	2.0
C	1.0	2.0	1.9	1.9	2.0
D	1.0	2.1	1.9	1.9	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
NA41	1.8	2.012	2.5
NA42	2.9	3.907	3.9
NA43	5.0	6.175	10.9
NA44	5.8	8.203	14.7
NA46	6.0	9.568	17.8

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process



	Number of Equivalent Loads		1	2	3	4	6 (max)
NA41	From: Any Input	t_{PLH}	0.145	0.197	0.246	0.291	0.375
	To: Q	t_{PHL}	0.225	0.296	0.361	0.426	0.565
NA42	Number of Equivalent Loads		1	2	4	7	9 (max)
	From: Any Input	t_{PLH}	0.113	0.139	0.187	0.252	0.292
NA43	To: Q	t_{PHL}	0.171	0.209	0.279	0.382	0.452
	Number of Equivalent Loads		1	6	11	16	22 (max)
NA44	From: Any Input	t_{PLH}	0.325	0.414	0.488	0.556	0.634
	To: Q	t_{PHL}	0.415	0.519	0.617	0.711	0.822
NA46	Number of Equivalent Loads		1	10	20	30	40 (max)
	From: Any Input	t_{PLH}	0.330	0.403	0.474	0.539	0.601
	To: Q	t_{PHL}	0.438	0.544	0.636	0.717	0.794
NA46	Number of Equivalent Loads		1	14	29	44	58 (max)
	From: Any Input	t_{PLH}	0.416	0.477	0.553	0.632	0.707
	To: Q	t_{PHL}	0.512	0.623	0.720	0.806	0.881

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

NA5x is a family of 5-input gates which perform the logical NAND function.

Logic Symbol	Truth Table																																										
 	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>L</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>L</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>L</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>H</td></tr> <tr> <td>H</td><td>H</td><td>H</td><td>H</td><td>H</td><td>L</td></tr> </tbody> </table>	A	B	C	D	E	Q	L	X	X	X	X	H	X	L	X	X	X	H	X	X	L	X	X	H	X	X	X	L	X	H	X	X	X	X	L	H	H	H	H	H	H	L
A	B	C	D	E	Q																																						
L	X	X	X	X	H																																						
X	L	X	X	X	H																																						
X	X	L	X	X	H																																						
X	X	X	L	X	H																																						
X	X	X	X	L	H																																						
H	H	H	H	H	L																																						

HDL Syntax

Verilog NA5x *inst_name* (Q, A, B, C, D, E);

VHDL *inst_name*: NA5x port map (Q, A, B, C, D, E);

Pin Loading

Pin Name	Equivalent Loads				
	NA51	NA52	NA53	NA54	NA56
A	1.0	1.0	2.0	2.0	2.0
B	1.0	1.0	2.0	2.0	2.0
C	1.0	1.0	2.0	2.0	2.0
D	1.0	1.0	2.0	1.9	1.9
E	1.0	1.0	1.9	2.0	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
NA51	2.1	2.304	2.8
NA52	3.4	4.301	7.6
NA53	6.3	7.937	13.6
NA54	7.6	10.069	20.3
NA56	8.2	11.429	23.1

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process



	Number of Equivalent Loads		1	2	3	4	6 (max)
NA51	From: Any Input	t_{PLH}	0.160	0.217	0.270	0.320	0.414
	To: Q	t_{PHL}	0.243	0.326	0.405	0.484	0.654
NA52	Number of Equivalent Loads		1	3	6	10	13 (max)
	From: Any Input	t_{PLH}	0.331	0.401	0.498	0.618	0.705
NA53	To: Q	t_{PHL}	0.432	0.524	0.648	0.802	0.912
	Number of Equivalent Loads		1	6	11	16	22 (max)
NA54	From: Any Input	t_{PLH}	0.310	0.397	0.472	0.542	0.620
	To: Q	t_{PHL}	0.447	0.575	0.680	0.775	0.881
NA56	Number of Equivalent Loads		1	10	20	30	40 (max)
	From: Any Input	t_{PLH}	0.323	0.392	0.466	0.541	0.615
	To: Q	t_{PHL}	0.473	0.599	0.694	0.787	0.881
NA56	Number of Equivalent Loads		1	14	29	44	58 (max)
	From: Any Input	t_{PLH}	0.359	0.433	0.501	0.568	0.629
	To: Q	t_{PHL}	0.570	0.680	0.773	0.867	0.953

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

NA6x is a family of 6-input gates which perform the logical NAND function.

Logic Symbol		Truth Table																																																														
		<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>Q</th></tr> </thead> <tbody> <tr><td>L</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr><td>X</td><td>L</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr><td>X</td><td>X</td><td>L</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr><td>X</td><td>X</td><td>X</td><td>L</td><td>X</td><td>X</td><td>H</td></tr> <tr><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>X</td><td>H</td></tr> <tr><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>H</td></tr> <tr><td>H</td><td>H</td><td>H</td><td>H</td><td>H</td><td>H</td><td>L</td></tr> </tbody> </table>							A	B	C	D	E	F	Q	L	X	X	X	X	X	H	X	L	X	X	X	X	H	X	X	L	X	X	X	H	X	X	X	L	X	X	H	X	X	X	X	L	X	H	X	X	X	X	X	L	H	H	H	H	H	H	H	L
A	B	C	D	E	F	Q																																																										
L	X	X	X	X	X	H																																																										
X	L	X	X	X	X	H																																																										
X	X	L	X	X	X	H																																																										
X	X	X	L	X	X	H																																																										
X	X	X	X	L	X	H																																																										
X	X	X	X	X	L	H																																																										
H	H	H	H	H	H	L																																																										
																																																																

HDL Syntax

Verilog NA6x *inst_name* (Q, A, B, C, D, E, F);

VHDL *inst_name*: NA6x port map (Q, A, B, C, D, E, F);

Pin Loading

Pin Name	Equivalent Loads				
	NA61	NA62	NA63	NA64	NA66
A	1.0	2.0	2.0	2.0	1.9
B	1.0	2.0	1.9	2.0	2.0
C	1.0	1.9	1.9	1.9	1.9
D	1.0	1.9	1.9	1.9	1.9
E	1.0	1.9	1.9	1.9	1.9
F	1.0	1.9	1.9	1.9	1.9

AMI500SXSC 0.5 micron CMOS Standard Cell
Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
NA61	3.4	4.707	8.4
NA62	7.6	9.540	18.7
NA63	7.9	10.233	20.4
NA64	8.4	10.916	21.5
NA66	9.0	12.278	24.4

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	3	6	10	13 (max)	
	From: Any Input	To: Q	t _{PLH}	t _{PHL}	0.339	0.404	0.497	0.616
NA61	Number of Equivalent Loads		1	6	11	16	22 (max)	
	From: Any Input	t _{PLH}	0.295	0.373	0.449	0.522	0.609	
NA62	Number of Equivalent Loads		1	6	11	16	22 (max)	
	From: Any Input	t _{PLH}	0.419	0.537	0.639	0.733	0.841	
NA63	Number of Equivalent Loads		1	8	16	23	31 (max)	
	From: Any Input	t _{PLH}	0.308	0.391	0.467	0.528	0.593	
NA64	Number of Equivalent Loads		1	10	20	30	40 (max)	
	From: Any Input	t _{PLH}	0.332	0.405	0.479	0.549	0.616	
NA66	Number of Equivalent Loads		1	14	29	44	58 (max)	
	From: Any Input	t _{PLH}	0.361	0.418	0.492	0.570	0.645	
		To: Q	0.521	0.673	0.792	0.888	0.965	



Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

NA7x is a family of 7-input gates which perform the logical NAND function.

Core Logic

Logic Symbol	Truth Table																																																																								
 	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>G</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>L</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>L</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>L</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>H</td><td>H</td><td>H</td><td>H</td><td>H</td><td>H</td><td>H</td><td>L</td></tr> </tbody> </table>	A	B	C	D	E	F	G	Q	L	X	X	X	X	X	X	H	X	L	X	X	X	X	X	H	X	X	L	X	X	X	X	H	X	X	X	L	X	X	X	H	X	X	X	X	L	X	X	H	X	X	X	X	X	L	X	H	X	X	X	X	X	X	X	L	H	H	H	H	H	H	H	L
A	B	C	D	E	F	G	Q																																																																		
L	X	X	X	X	X	X	H																																																																		
X	L	X	X	X	X	X	H																																																																		
X	X	L	X	X	X	X	H																																																																		
X	X	X	L	X	X	X	H																																																																		
X	X	X	X	L	X	X	H																																																																		
X	X	X	X	X	L	X	H																																																																		
X	X	X	X	X	X	X	L																																																																		
H	H	H	H	H	H	H	L																																																																		

HDL Syntax

Verilog NA7x *inst_name* (Q, A, B, C, D, E, F, G);

VHDL..... *inst_name*: NA7x port map (Q, A, B, C, D, E, F, G);

Pin Loading

Pin Name	Equivalent Loads				
	NA71	NA72	NA73	NA74	NA76
A	1.9	1.9	1.9	1.9	1.9
B	1.9	1.9	1.9	1.9	1.9
C	1.9	1.9	1.9	1.9	1.9
D	2.0	2.0	2.0	2.0	2.0
E	2.0	2.0	2.0	2.0	2.0
F	2.0	2.0	2.0	2.0	2.0
G	2.0	2.0	2.0	2.0	2.0

AMI500SXSC 0.5 micron CMOS Standard Cell
Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
NA71	8.2	9.802	17.2
NA72	9.8	11.306	24.3
NA73	10.0	11.999	26.0
NA74	10.3	12.668	27.2
NA76	10.8	14.031	30.1

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	3	6	10	13 (max)	
	From: Any Input	To: Q	t _{PLH}	t _{PHL}	0.366	0.431	0.525	0.646
NA71	Number of Equivalent Loads		1	6	11	16	22 (max)	
	From: Any Input	To: Q	t _{PLH}	t _{PHL}	0.595	0.698	0.831	0.993
NA72	Number of Equivalent Loads		1	6	11	16	22 (max)	
	From: Any Input	To: Q	t _{PLH}	t _{PHL}	0.367	0.452	0.530	0.604
NA73	Number of Equivalent Loads		1	8	16	23	31 (max)	
	From: Any Input	To: Q	t _{PLH}	t _{PHL}	0.650	0.803	0.923	1.014
NA74	Number of Equivalent Loads		1	10	20	30	40 (max)	
	From: Any Input	To: Q	t _{PLH}	t _{PHL}	0.391	0.471	0.549	0.619
NA76	Number of Equivalent Loads		1	14	29	44	58 (max)	
	From: Any Input	To: Q	t _{PLH}	t _{PHL}	0.816	0.948	1.066	1.180


Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

NA8x is a family of 8-input gates which perform the logical NAND function.

Core Logic

Logic Symbol		Truth Table								
		A	B	C	D	E	F	G	H	Q
		L	X	X	X	X	X	X	X	H
		X	L	X	X	X	X	X	X	H
		X	X	L	X	X	X	X	X	H
		X	X	X	L	X	X	X	X	H
		X	X	X	X	L	X	X	X	H
		X	X	X	X	X	L	X	X	H
		X	X	X	X	X	X	L	X	H
		X	X	X	X	X	X	X	L	H
		H	H	H	H	H	H	H	H	L

HDL Syntax

Verilog NA8x *inst_name* (Q, A, B, C, D, E, F, G, H);

VHDL *inst_name*: NA8x port map (Q, A, B, C, D, E, F, G, H);

Pin Loading

Pin Name	Equivalent Loads				
	NA81	NA82	NA83	NA84	NA86
A	1.0	1.9	1.9	1.9	1.9
B	1.0	1.9	1.9	1.9	1.9
C	1.0	1.9	1.9	1.9	1.9
D	1.0	2.0	1.9	1.9	1.9
E	1.0	1.9	1.9	1.9	1.9
F	1.0	1.9	2.0	2.0	2.0
G	1.0	2.0	2.0	2.0	2.0
H	1.0	2.0	2.0	2.0	2.0

AMI500SXSC 0.5 micron CMOS Standard Cell
Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
NA81	4.0	5.381	9.2
NA82	10.3	12.146	25.7
NA83	10.6	12.839	27.5
NA84	10.8	13.507	28.6
NA86	11.3	14.869	31.5

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	3	6	10	13 (max)	
	From: Any Input	To: Q	t _{PLH}	t _{PHL}	0.372	0.441	0.534	0.648
NA81	Number of Equivalent Loads		1	6	11	16	22 (max)	
	From: Any Input	To: Q	t _{PLH}	t _{PHL}	0.484	0.580	0.707	0.861
NA82	Number of Equivalent Loads		1	6	11	16	22 (max)	
	From: Any Input	To: Q	t _{PLH}	t _{PHL}	0.368	0.458	0.535	0.608
NA83	Number of Equivalent Loads		1	8	16	23	31 (max)	
	From: Any Input	To: Q	t _{PLH}	t _{PHL}	0.636	0.793	0.908	0.991
NA84	Number of Equivalent Loads		1	10	20	30	40 (max)	
	From: Any Input	To: Q	t _{PLH}	t _{PHL}	0.391	0.488	0.564	0.626
NA86	Number of Equivalent Loads		1	14	29	44	58 (max)	
	From: Any Input	To: Q	t _{PLH}	t _{PHL}	0.760	0.915	1.035	1.147

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

N02x is a family of 2-input gates which perform the logical NOR function.

Logic Symbol	Truth Table															
 	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>H</td></tr> <tr> <td>L</td><td>H</td><td>L</td></tr> <tr> <td>H</td><td>L</td><td>L</td></tr> <tr> <td>H</td><td>H</td><td>L</td></tr> </tbody> </table>	A	B	Q	L	L	H	L	H	L	H	L	L	H	H	L
A	B	Q														
L	L	H														
L	H	L														
H	L	L														
H	H	L														

Core Logic

HDL Syntax

Verilog NO2x *inst_name* (Q, A, B);

VHDL..... *inst_name*: NO2x port map (Q, A, B);

Pin Loading

Pin Name	Equivalent Loads				
	NO21	NO22	NO23	NO24	NO26
A	1.0	2.0	3.9	2.0	2.0
B	1.0	2.0	3.9	2.0	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL _{pd} (Eq-load)
NO21	1.1	1.097	1.2
NO22	1.6	2.107	2.0
NO23	2.9	4.233	5.4
NO24	4.0	5.767	11.7
NO26	4.5	7.138	14.6

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process


	Number of Equivalent Loads		1	2	4	7	9 (max)
N021	From: Any Input	t_{PLH}	0.131	0.185	0.279	0.423	0.532
	To: Q	t_{PHL}	0.147	0.192	0.271	0.387	0.468
N022	Number of Equivalent Loads		1	3	6	10	13 (max)
	From: Any Input	t_{PLH}	0.096	0.157	0.234	0.336	0.422
N023	To: Q	t_{PHL}	0.113	0.161	0.222	0.299	0.357
	Number of Equivalent Loads		1	6	11	16	22 (max)
N024	From: Any Input	t_{PLH}	0.077	0.143	0.203	0.264	0.341
	To: Q	t_{PHL}	0.097	0.158	0.206	0.252	0.308
N026	Number of Equivalent Loads		1	10	20	30	40 (max)
	From: Any Input	t_{PLH}	0.327	0.405	0.475	0.537	0.594
	To: Q	t_{PHL}	0.285	0.392	0.489	0.576	0.657
N026	Number of Equivalent Loads		1	14	29	44	58 (max)
	From: Any Input	t_{PLH}	0.337	0.420	0.503	0.567	0.615
	To: Q	t_{PHL}	0.338	0.442	0.529	0.614	0.693

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

NO3x is a family of 3-input gates which perform the logical NOR function.

Logic Symbol	Truth Table																				
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>L</td><td>H</td></tr> <tr> <td>H</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>H</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>H</td><td>L</td></tr> </tbody> </table>	A	B	C	Q	L	L	L	H	H	X	X	L	X	H	X	L	X	X	H	L
A	B	C	Q																		
L	L	L	H																		
H	X	X	L																		
X	H	X	L																		
X	X	H	L																		

Core Logic

HDL Syntax

Verilog NO3x *inst_name* (Q, A, B, C);

VHDL..... *inst_name*: NO3x port map (Q, A, B, C);

Pin Loading

Pin Name	Equivalent Loads				
	NO31	NO32	NO33	NO34	NO36
A	1.0	2.0	2.0	2.0	2.0
B	1.0	2.0	2.0	2.0	2.0
C	1.0	2.0	2.0	2.0	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
NO31	1.3	1.510	2.0
NO32	2.4	2.938	3.1
NO33	4.0	4.687	9.6
NO34	4.7	6.274	13.8
NO36	5.5	7.394	16.5

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

Number of Equivalent Loads		1	2	4	5	7 (max)
N031	From: Any Input	t_{PLH}	0.172	0.244	0.377	0.444
	To: Q	t_{PHL}	0.175	0.222	0.301	0.339
Number of Equivalent Loads		1	2	5	8	10 (max)
N032	From: Any Input	t_{PLH}	0.123	0.161	0.264	0.369
	To: Q	t_{PHL}	0.131	0.157	0.225	0.289
Number of Equivalent Loads		1	6	11	16	22 (max)
N033	From: Any Input	t_{PLH}	0.349	0.434	0.507	0.575
	To: Q	t_{PHL}	0.321	0.434	0.527	0.615
Number of Equivalent Loads		1	10	20	30	40 (max)
N034	From: Any Input	t_{PLH}	0.411	0.474	0.527	0.592
	To: Q	t_{PHL}	0.414	0.547	0.647	0.736
Number of Equivalent Loads		1	14	29	44	58 (max)
N036	From: Any Input	t_{PLH}	0.415	0.500	0.579	0.637
	To: Q	t_{PHL}	0.340	0.458	0.554	0.636

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

NO4x is a family of 4-input gates which perform the logical NOR function.

Logic Symbol	Truth Table																														
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>L</td><td>L</td><td>H</td></tr> <tr> <td>H</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>H</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>H</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>H</td><td>L</td></tr> </tbody> </table>	A	B	C	D	Q	L	L	L	L	H	H	X	X	X	L	X	H	X	X	L	X	X	H	X	L	X	X	X	H	L
A	B	C	D	Q																											
L	L	L	L	H																											
H	X	X	X	L																											
X	H	X	X	L																											
X	X	H	X	L																											
X	X	X	H	L																											

HDL Syntax

Verilog NO4x *inst_name* (Q, A, B, C, D);

VHDL..... *inst_name*: NO4x port map (Q, A, B, C, D);

Pin Loading

Pin Name	Equivalent Loads				
	NO41	NO42	NO43	NO44	NO46
A	1.0	1.0	2.0	2.0	2.0
B	1.0	1.0	2.0	2.0	2.0
C	1.0	1.0	2.0	2.0	2.0
D	1.0	1.0	2.0	2.0	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
NO41	1.6	1.819	2.3
NO42	2.9	3.491	7.3
NO43	4.5	5.329	11.5
NO44	5.3	6.906	15.0
NO46	6.1	7.985	18.4

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	2	3	4	6 (max)
N041	From: Any Input	t_{PLH}	0.181	0.263	0.343	0.424	0.598
	To: Q	t_{PHL}	0.173	0.221	0.266	0.310	0.395
N042	Number of Equivalent Loads		1	3	6	10	13 (max)
	From: Any Input	t_{PLH}	0.372	0.436	0.523	0.640	0.735
N043	To: Q	t_{PHL}	0.381	0.467	0.590	0.746	0.861
N044	Number of Equivalent Loads		1	10	20	30	40 (max)
	From: Any Input	t_{PLH}	0.444	0.497	0.557	0.627	0.705
N046	To: Q	t_{PHL}	0.320	0.424	0.522	0.614	0.703
N046	Number of Equivalent Loads		1	14	29	44	58 (max)
	From: Any Input	t_{PLH}	0.501	0.540	0.595	0.670	0.756
	To: Q	t_{PHL}	0.402	0.489	0.582	0.669	0.747

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

NO5x is a family of 5-input gates which perform the logical NOR function.

Logic Symbol	Truth Table																																										
 	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>L</td><td>L</td><td>L</td><td>H</td></tr> <tr> <td>H</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>H</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>H</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>H</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>H</td><td>L</td></tr> </tbody> </table>	A	B	C	D	E	Q	L	L	L	L	L	H	H	X	X	X	X	L	X	H	X	X	X	L	X	X	H	X	X	L	X	X	X	H	X	L	X	X	X	X	H	L
A	B	C	D	E	Q																																						
L	L	L	L	L	H																																						
H	X	X	X	X	L																																						
X	H	X	X	X	L																																						
X	X	H	X	X	L																																						
X	X	X	H	X	L																																						
X	X	X	X	H	L																																						

HDL Syntax

Verilog NO5x *inst_name* (Q, A, B, C, D, E);

VHDL..... *inst_name*: NO5x port map (Q, A, B, C, D, E);

Pin Loading

Pin Name	Equivalent Loads				
	NO51	NO52	NO53	NO54	NO56
A	1.0	1.0	2.0	2.0	2.0
B	1.0	1.0	2.0	2.0	2.0
C	1.0	1.0	2.0	2.0	2.0
D	1.0	1.0	2.0	2.0	2.0
E	1.0	1.0	2.0	2.0	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static IDD (TJ = 85°C) (nA)	EQLpd (Eq-load)
NO51	2.1	2.090	3.0
NO52	3.4	3.785	7.9
NO53	6.1	6.967	14.2
NO54	7.4	8.705	20.5
NO56	7.9	9.974	23.4

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	2	3	4	6 (max)
N051	From: Any Input	t_{PLH}	0.179	0.277	0.377	0.478	0.680
	To: Q	t_{PHL}	0.219	0.274	0.325	0.376	0.487
N052	Number of Equivalent Loads		1	3	6	10	13 (max)
	From: Any Input	t_{PLH}	0.369	0.441	0.534	0.646	0.724
N053	To: Q	t_{PHL}	0.385	0.475	0.599	0.753	0.864
	Number of Equivalent Loads		1	6	11	16	22 (max)
N054	From: Any Input	t_{PLH}	0.345	0.443	0.520	0.590	0.668
	To: Q	t_{PHL}	0.370	0.492	0.591	0.681	0.782
N056	Number of Equivalent Loads		1	10	20	30	40 (max)
	From: Any Input	t_{PLH}	0.382	0.455	0.518	0.586	0.666
	To: Q	t_{PHL}	0.362	0.484	0.585	0.670	0.747
N056	Number of Equivalent Loads		1	14	29	44	58 (max)
	From: Any Input	t_{PLH}	0.411	0.502	0.579	0.644	0.696
	To: Q	t_{PHL}	0.399	0.524	0.603	0.685	0.772

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

ON1x is a family of OR-NAND circuits consisting of two 2-input OR gates into a 2-input NAND gate.

Logic Symbol	Truth Table																				
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>L</td><td>L</td><td>H</td></tr> <tr> <td colspan="4">All other combinations</td><td>L</td></tr> </tbody> </table>	A	B	C	D	Q	L	L	X	X	H	X	X	L	L	H	All other combinations				L
A	B	C	D	Q																	
L	L	X	X	H																	
X	X	L	L	H																	
All other combinations				L																	

Core Logic

HDL Syntax

Verilog ON1x *inst_name* (Q, A, B, C, D);

VHDL..... *inst_name*: ON1x port map (Q, A, B, C, D);

Pin Loading

Pin Name	Equivalent Loads			
	ON11	ON12	ON14	ON16
A	1.0	1.0	1.0	2.0
B	1.0	1.0	1.0	2.0
C	1.0	1.0	1.0	2.0
D	1.0	1.0	1.0	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	$E_{QL,pd}$ (Eq-load)
ON11	1.6	1.404	2.9
ON12	2.9	3.758	7.3
ON14	3.2	4.273	8.5
ON16	6.3	8.420	16.4

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process


	Number of Equivalent Loads		1	2	4	7	9 (max)
ON11	From: Any Input	t_{PLH}	0.174	0.236	0.354	0.531	0.653
	To: Q	t_{PHL}	0.227	0.284	0.383	0.527	0.628
ON12	Number of Equivalent Loads		1	3	6	10	13 (max)
	From: Any Input	t_{PLH}	0.356	0.420	0.512	0.631	0.717
ON14	To: Q	t_{PHL}	0.398	0.495	0.624	0.782	0.894
	Number of Equivalent Loads		1	6	11	16	22 (max)
ON16	From: Any Input	t_{PLH}	0.377	0.464	0.539	0.609	0.688
	To: Q	t_{PHL}	0.434	0.573	0.682	0.779	0.886
Number of Equivalent Loads		1	10	20	30	40 (max)	
ON16	From: Any Input	t_{PLH}	0.368	0.437	0.501	0.566	0.634
	To: Q	t_{PHL}	0.400	0.519	0.629	0.730	0.825

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

ON2x is a family of OR-NAND circuits consisting of one 2-input OR and a direct input into a 2-input NAND gate.

Logic Symbol	Truth Table																
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>L</td> <td>H</td> </tr> <tr> <td colspan="3">All other combinations</td> <td>L</td> </tr> </tbody> </table>	A	B	C	Q	L	L	X	H	X	X	L	H	All other combinations			L
A	B	C	Q														
L	L	X	H														
X	X	L	H														
All other combinations			L														

HDL Syntax

Verilog ON2x *inst_name* (Q, A, B, C);

VHDL..... *inst_name*: ON2x port map (Q, A, B, C);

Pin Loading

Pin Name	Equivalent Loads			
	ON21	ON22	ON24	ON26
A	1.0	1.0	1.0	2.0
B	1.0	1.0	1.0	2.0
C	1.0	1.0	1.0	1.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
ON21	1.3	1.404	2.3
ON22	2.6	3.263	7.0
ON24	2.9	3.778	8.1
ON26	5.3	6.901	15.0

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process


Number of Equivalent Loads		1	2	4	7	9 (max)
ON21	From: Any Input	t_{PLH}	0.184	0.248	0.366	0.542
	To: Q	t_{PHL}	0.199	0.259	0.369	0.530
Number of Equivalent Loads		1	3	6	10	13 (max)
ON22	From: Any Input	t_{PLH}	0.359	0.419	0.514	0.639
	To: Q	t_{PHL}	0.393	0.484	0.612	0.773
Number of Equivalent Loads		1	6	11	16	22 (max)
ON24	From: Any Input	t_{PLH}	0.384	0.472	0.547	0.615
	To: Q	t_{PHL}	0.431	0.563	0.672	0.772
Number of Equivalent Loads		1	10	20	30	40 (max)
ON26	From: Any Input	t_{PLH}	0.356	0.421	0.487	0.555
	To: Q	t_{PHL}	0.385	0.522	0.633	0.729

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

ON3x is a family of OR-NAND circuits consisting of a 2-input OR gate and two direct inputs into a 3-input NAND gate.

Logic Symbol	Truth Table																									
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>D</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>X</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>L</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>L</td> <td>H</td> </tr> <tr> <td colspan="4">All other combinations</td><td>L</td></tr> </tbody> </table>	A	B	C	D	Q	L	L	X	X	H	X	X	L	X	H	X	X	X	L	H	All other combinations				L
A	B	C	D	Q																						
L	L	X	X	H																						
X	X	L	X	H																						
X	X	X	L	H																						
All other combinations				L																						

HDL Syntax

Verilog ON3x *inst_name* (Q, A, B, C, D);

VHDL..... *inst_name*: ON3x port map (Q, A, B, C, D);

Pin Loading

Pin Name	Equivalent Loads			
	ON31	ON32	ON34	ON36
A	1.0	1.0	1.0	2.0
B	1.0	1.0	1.0	2.0
C	1.0	1.0	1.0	1.9
D	1.0	1.0	1.0	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	$E_{QL,pd}$ (Eq-load)
ON31	1.6	1.851	2.6
ON32	2.9	3.491	7.2
ON34	3.2	4.160	8.4
ON36	6.1	8.240	16.4

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process


Number of Equivalent Loads		1	2	4	5	7 (max)
ON31	From: Any Input	t_{PLH}	0.208	0.281	0.423	0.493
	To: Q	t_{PHL}	0.208	0.279	0.418	0.485
Number of Equivalent Loads		1	3	6	10	13 (max)
ON32	From: Any Input	t_{PLH}	0.359	0.423	0.514	0.632
	To: Q	t_{PHL}	0.397	0.496	0.625	0.781
Number of Equivalent Loads		1	6	11	16	22 (max)
ON34	From: Any Input	t_{PLH}	0.377	0.459	0.535	0.609
	To: Q	t_{PHL}	0.430	0.572	0.683	0.780
Number of Equivalent Loads		1	10	20	30	40 (max)
ON36	From: Any Input	t_{PLH}	0.346	0.432	0.505	0.568
	To: Q	t_{PHL}	0.406	0.506	0.636	0.734

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

ON4x is a family of OR-NAND circuits consisting of one 3-input OR gate into and a direct input into a 2-input NAND gate.

Logic Symbol	Truth Table																				
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>D</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>L</td> <td>H</td> </tr> <tr> <td colspan="4">All other combinations</td> <td>L</td> </tr> </tbody> </table>	A	B	C	D	Q	L	L	L	X	H	X	X	X	L	H	All other combinations				L
A	B	C	D	Q																	
L	L	L	X	H																	
X	X	X	L	H																	
All other combinations				L																	

HDL Syntax

Verilog ON4x *inst_name* (Q, A, B, C, D);

VHDL..... *inst_name*: ON4x port map (Q, A, B, C, D);

Pin Loading

Pin Name	Equivalent Loads			
	ON41	ON42	ON44	ON46
A	1.0	1.0	1.0	2.0
B	1.0	1.0	1.0	2.0
C	1.0	1.0	1.0	2.0
D	1.0	1.0	1.0	1.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	$E_{QL,pd}$ (Eq-load)
ON41	1.6	1.503	3.0
ON42	2.9	3.673	7.5
ON44	3.2	4.188	8.7
ON46	5.8	7.720	15.8

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

Number of Equivalent Loads		1	2	4	5	7 (max)
ON41	From: Any Input	t_{PLH}	0.233	0.322	0.490	0.572
	To: Q	t_{PHL}	0.224	0.289	0.414	0.475
Number of Equivalent Loads		1	3	6	10	13 (max)
ON42	From: Any Input	t_{PLH}	0.430	0.491	0.583	0.708
	To: Q	t_{PHL}	0.425	0.520	0.648	0.809
Number of Equivalent Loads		1	6	11	16	22 (max)
ON44	From: Any Input	t_{PLH}	0.460	0.539	0.613	0.684
	To: Q	t_{PHL}	0.458	0.583	0.695	0.801
Number of Equivalent Loads		1	10	20	30	40 (max)
ON46	From: Any Input	t_{PLH}	0.401	0.475	0.550	0.620
	To: Q	t_{PHL}	0.297	0.474	0.615	0.728

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

ON5x is a family of OR-NAND circuits consisting of one 3-input OR gate and one 2-input OR gate into a 2-input NAND gate.

Logic Symbol	Truth Table																								
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>L</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>L</td><td>L</td><td>H</td></tr> <tr> <td colspan="5">All other combinations</td><td>L</td></tr> </tbody> </table>	A	B	C	D	E	Q	L	L	L	X	X	H	X	X	X	L	L	H	All other combinations					L
A	B	C	D	E	Q																				
L	L	L	X	X	H																				
X	X	X	L	L	H																				
All other combinations					L																				

HDL Syntax

Verilog ON5x *inst_name* (Q, A, B, C, D, E);

VHDL *inst_name*: ON5x port map (Q, A, B, C, D, E);

Pin Loading

Pin Name	Equivalent Loads		
	ON52	ON54	ON56
A	1.0	1.0	2.0
B	1.0	1.0	2.0
C	1.0	1.0	2.0
D	1.0	1.0	2.0
E	1.0	1.0	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
ON52	3.2	4.168	8.1
ON54	3.4	4.683	9.3
ON56	7.1	9.252	17.4

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	3	6	10	13 (max)
ON52	From: Any Input	t_{PLH}	0.432	0.497	0.589	0.707	0.794
	To: Q	t_{PHL}	0.424	0.516	0.636	0.793	0.919
ON54	Number of Equivalent Loads		1	6	11	16	22 (max)
	From: Any Input	t_{PLH}	0.457	0.538	0.613	0.684	0.767
ON56	From: Any Input		0.458	0.595	0.704	0.804	0.915
	Number of Equivalent Loads		1	10	20	30	40 (max)
	From: Any Input	t_{PLH}	0.405	0.492	0.563	0.625	0.683
	To: Q	t_{PHL}	0.405	0.532	0.646	0.745	0.836

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

ON6x is a family of OR-NAND circuits consisting of two 3-input OR gates into a 2-input NAND gate.

Logic Symbol	Truth Table																												
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>L</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>L</td><td>L</td><td>L</td><td>H</td></tr> <tr> <td colspan="6">All other combinations</td><td>L</td></tr> </tbody> </table>	A	B	C	D	E	F	Q	L	L	L	X	X	X	H	X	X	X	L	L	L	H	All other combinations						L
A	B	C	D	E	F	Q																							
L	L	L	X	X	X	H																							
X	X	X	L	L	L	H																							
All other combinations						L																							

HDL Syntax

Verilog ON6x *inst_name* (Q, A, B, C, D, E, F);
 VHDL..... *inst_name*: ON6x port map (Q, A, B, C, D, E, F);

Pin Loading

Pin Name	Equivalent Loads		
	ON62	ON64	ON66
A	1.0	1.0	2.0
B	1.0	1.0	2.0
C	1.0	1.0	2.0
D	1.0	1.0	2.0
E	1.0	1.0	2.0
F	1.0	1.0	2.1

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
ON62	3.4	4.578	8.7
ON64	4.0	5.107	9.9
ON66	7.4	10.057	18.3

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process


	Number of Equivalent Loads		1	3	6	10	13 (max)
ON62	From: Any Input	t_{PLH}	0.428	0.481	0.573	0.707	0.813
	To: Q	t_{PHL}	0.416	0.508	0.637	0.799	0.917
ON64	Number of Equivalent Loads		1	6	11	16	22 (max)
	From: Any Input	t_{PLH}	0.460	0.554	0.626	0.692	0.769
ON66	From: Any Input		0.459	0.593	0.703	0.803	0.916
	To: Q	t_{PLH}	0.429	0.501	0.578	0.675	0.769
	To: Q		0.404	0.553	0.693	0.822	0.945

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

ON7x is a family of OR-NAND circuits consisting of one 3-input OR gate a two direct inputs into a 3-input NAND gate.

Logic Symbol	Truth Table	Pin Loading																																			
		A	B	C	D	E	Q																														
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>D</th> <th>E</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> <td>X</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>L</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>L</td> <td>H</td> </tr> <tr> <td colspan="5">All other combinations</td><td>L</td> </tr> </tbody> </table>	A	B	C	D	E	Q	L	L	L	X	X	H	X	X	X	L	X	H	X	X	X	X	L	H	All other combinations					L	A	1.0				
A	B	C	D	E	Q																																
L	L	L	X	X	H																																
X	X	X	L	X	H																																
X	X	X	X	L	H																																
All other combinations					L																																
		B	1.0																																		
		C	1.0																																		
		D	1.0																																		
		E	1.0																																		

HDL Syntax

Verilog ON7x *inst_name* (Q, A, B, C, D, E);

VHDL..... *inst_name*: ON7x port map (Q, A, B, C, D, E);

Pin Loading

Pin Name	Equivalent Loads		
	ON72	ON74	ON76
A	1.0	1.0	2.0
B	1.0	1.0	2.0
C	1.0	1.0	2.0
D	1.0	1.0	1.9
E	1.0	1.0	1.9

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
ON72	3.2	3.785	8.0
ON74	3.4	4.301	9.1
ON76	6.6	8.521	17.3

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	3	6	10	13 (max)
ON72	From: Any Input	t_{PLH}	0.429	0.493	0.584	0.703	0.790
	To: Q	t_{PHL}	0.425	0.518	0.644	0.800	0.912
ON74	Number of Equivalent Loads		1	6	11	16	22 (max)
	From: Any Input	t_{PLH}	0.462	0.544	0.618	0.688	0.768
ON76	From: Any Input	t_{PLH}	0.460	0.590	0.701	0.805	0.922
	To: Q	t_{PHL}	0.424	0.487	0.547	0.618	0.697
	Number of Equivalent Loads		1	10	20	30	40 (max)
	From: Any Input	t_{PLH}	0.400	0.540	0.654	0.748	0.831

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

ON8x is a family of OR-NAND circuits consisting of two 2-input OR gates and a direct input into a 3-input NAND gate.

Logic Symbol	Truth Table																														
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>L</td><td>L</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>H</td></tr> <tr> <td colspan="5">All other combinations</td><td>L</td></tr> </tbody> </table>	A	B	C	D	E	Q	L	L	X	X	X	H	X	X	L	L	X	H	X	X	X	X	L	H	All other combinations					L
A	B	C	D	E	Q																										
L	L	X	X	X	H																										
X	X	L	L	X	H																										
X	X	X	X	L	H																										
All other combinations					L																										

HDL Syntax

Verilog ON8x *inst_name* (Q, A, B, C, D, E);

VHDL..... *inst_name*: ON8x port map (Q, A, B, C, D, E);

Pin Loading

Pin Name	Equivalent Loads		
	ON82	ON84	ON86
A	1.0	1.0	2.0
B	1.0	1.0	2.0
C	1.0	1.0	2.0
D	1.0	1.0	2.0
E	1.0	1.0	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
ON82	4.0	4.742	9.8
ON84	4.2	5.257	10.9
ON86	7.6	10.315	20.4

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process


	Number of Equivalent Loads		1	3	6	10	13 (max)
ON82	From: Any Input	t_{PLH}	0.392	0.459	0.556	0.682	0.775
	To: Q	t_{PHL}	0.466	0.576	0.724	0.907	1.039
ON84	Number of Equivalent Loads		1	6	11	16	22 (max)
	From: Any Input	t_{PLH}	0.405	0.500	0.576	0.644	0.721
ON86	From: Any Input		0.522	0.680	0.802	0.911	1.029
	Number of Equivalent Loads		1	10	20	30	40 (max)
	From: Any Input	t_{PLH}	0.365	0.437	0.513	0.586	0.659
	To: Q	t_{PHL}	0.455	0.613	0.734	0.832	0.923

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

ON9x is a family of OR-NAND circuits consisting of one 3-input OR gate, one 2-input OR gate, and a direct input into a 3-input NAND gate.

Logic Symbol	Truth Table																																			
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>L</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>L</td><td>L</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>H</td></tr> <tr> <td align="center" colspan="6">All other combinations</td><td>L</td></tr> </tbody> </table>	A	B	C	D	E	F	Q	L	L	L	X	X	X	H	X	X	X	L	L	X	H	X	X	X	X	X	L	H	All other combinations						L
A	B	C	D	E	F	Q																														
L	L	L	X	X	X	H																														
X	X	X	L	L	X	H																														
X	X	X	X	X	L	H																														
All other combinations						L																														

HDL Syntax

Verilog ON9x *inst_name* (Q, A, B, C, D, E, F);
VHDL..... *inst_name*: ON9x port map (Q, A, B, C, D, E, F);

Pin Loading

Pin Name	Equivalent Loads		
	ON92	ON94	ON96
A	1.0	1.0	2.0
B	1.0	1.0	2.0
C	1.0	1.0	2.0
D	1.0	1.0	2.0
E	1.0	1.0	2.0
F	1.0	1.0	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
ON92	4.2	5.152	10.4
ON94	4.5	5.667	11.6
ON96	8.2	11.134	21.5

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process


	Number of Equivalent Loads		1	3	6	10	13 (max)
ON92	From: Any Input	t_{PLH}	0.463	0.526	0.621	0.750	0.846
	To: Q	t_{PHL}	0.504	0.616	0.760	0.930	1.048
ON94	Number of Equivalent Loads		1	6	11	16	22 (max)
	From: Any Input	t_{PLH}	0.488	0.577	0.652	0.720	0.798
ON96	Number of Equivalent Loads		1	10	20	30	40 (max)
	From: Any Input	t_{PLH}	0.440	0.518	0.582	0.641	0.697
	To: Q	t_{PHL}	0.481	0.632	0.752	0.858	0.961

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

ONAx is a family of OR-NAND circuits consisting of two 3-input OR gates and a direct input into a 3-input NAND gate.

Logic Symbol	Truth Table																																								
	<table border="1"><thead><tr><th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>G</th><th>Q</th></tr></thead><tbody><tr><td>L</td><td>L</td><td>L</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td></tr><tr><td>X</td><td>X</td><td>X</td><td>L</td><td>L</td><td>L</td><td>X</td><td>H</td></tr><tr><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>H</td></tr><tr><td colspan="7">All other combinations</td><td>L</td></tr></tbody></table>	A	B	C	D	E	F	G	Q	L	L	L	X	X	X	X	H	X	X	X	L	L	L	X	H	X	X	X	X	X	X	L	H	All other combinations							L
A	B	C	D	E	F	G	Q																																		
L	L	L	X	X	X	X	H																																		
X	X	X	L	L	L	X	H																																		
X	X	X	X	X	X	L	H																																		
All other combinations							L																																		

HDL Syntax

Verilog ONAx *inst_name* (Q, A, B, C, D, E, F, G);

VHDL *inst_name*: ONAx port map (Q, A, B, C, D, E, F, G);

Pin Loading

Pin Name	Equivalent Loads		
	ONA2	ONA4	ONA6
A	1.0	1.0	2.0
B	1.0	1.0	2.0
C	1.0	1.0	2.0
D	1.0	1.0	2.0
E	1.0	1.0	2.0
F	1.0	1.0	2.0
G	1.0	1.0	2.0

AMI500SXSC 0.5 micron CMOS Standard Cell
Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
ONA2	4.5	5.562	11.1
ONA4	4.7	6.077	12.2
ONA6	8.7	11.952	22.4

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process


	Number of Equivalent Loads		1	3	6	10	13 (max)
	From: Any Input	t_{PLH}	0.459	0.526	0.621	0.743	0.832
ONA2	To: Q	t_{PHL}	0.498	0.601	0.742	0.918	1.044
	Number of Equivalent Loads		1	6	11	16	22 (max)
ONA4	From: Any Input	t_{PLH}	0.481	0.573	0.650	0.721	0.801
	To: Q	t_{PHL}	0.541	0.684	0.812	0.932	1.071
ONA6	Number of Equivalent Loads		1	10	20	30	40 (max)
	From: Any Input	t_{PLH}	0.456	0.521	0.571	0.635	0.720
	To: Q	t_{PHL}	0.493	0.621	0.739	0.849	0.955

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

ONBx is a family of OR-NAND circuits consisting of three 2-input OR gates into a 3-input NAND gate.

Logic Symbol	Truth Table																																			
	<table border="1"><thead><tr><th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>Q</th></tr></thead><tbody><tr><td>L</td><td>L</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td></tr><tr><td>X</td><td>X</td><td>L</td><td>L</td><td>X</td><td>X</td><td>H</td></tr><tr><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>L</td><td>H</td></tr><tr><td colspan="6">All other combinations</td><td>L</td></tr></tbody></table>	A	B	C	D	E	F	Q	L	L	X	X	X	X	H	X	X	L	L	X	X	H	X	X	X	X	L	L	H	All other combinations						L
A	B	C	D	E	F	Q																														
L	L	X	X	X	X	H																														
X	X	L	L	X	X	H																														
X	X	X	X	L	L	H																														
All other combinations						L																														

HDL Syntax

Verilog ONBx *inst_name* (Q, A, B, C, D, E, F);
VHDL *inst_name*: ONBx port map (Q, A, B, C, D, E, F)

Pin Loading

Pin Name	Equivalent Loads		
	ONB2	ONB4	ONB6
A	1.0	1.0	2.0
B	1.0	1.0	2.0
C	1.0	1.0	2.0
D	1.0	1.0	2.0
E	1.0	1.0	2.0
F	1.0	1.0	2.0

AMI500SXSC 0.5 micron CMOS Standard Cell
Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
ONB2	4.0	5.224	10.3
ONB4	4.2	5.739	11.5
ONB6	8.4	11.318	21.9

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process


	Number of Equivalent Loads		1	3	6	10	13 (max)
	From: Any Input	t_{PLH}	0.385	0.451	0.548	0.672	0.764
ONB2	To: Q		0.471	0.578	0.725	0.911	1.045
	Number of Equivalent Loads		1	6	11	16	22 (max)
ONB4	From: Any Input		0.405	0.495	0.573	0.646	0.729
	To: Q		0.526	0.673	0.796	0.909	1.037
ONB6	Number of Equivalent Loads		1	10	20	30	40 (max)
	From: Any Input		0.369	0.438	0.514	0.589	0.662
	To: Q		0.473	0.621	0.724	0.826	0.929

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

ONCx is a family of OR-NAND circuits consisting of one 3-input OR gate and two 2-input OR gates into a 3-input NAND gate.

Logic Symbol	Truth Table																																								
	<table border="1"><thead><tr><th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>G</th><th>Q</th></tr></thead><tbody><tr><td>L</td><td>L</td><td>L</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td></tr><tr><td>X</td><td>X</td><td>X</td><td>L</td><td>L</td><td>X</td><td>X</td><td>H</td></tr><tr><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>L</td><td>H</td></tr><tr><td colspan="7">All other combinations</td><td>L</td></tr></tbody></table>	A	B	C	D	E	F	G	Q	L	L	L	X	X	X	X	H	X	X	X	L	L	X	X	H	X	X	X	X	X	L	L	H	All other combinations							L
A	B	C	D	E	F	G	Q																																		
L	L	L	X	X	X	X	H																																		
X	X	X	L	L	X	X	H																																		
X	X	X	X	X	L	L	H																																		
All other combinations							L																																		

HDL Syntax

Verilog ONCx *inst_name* (Q, A, B, C, D, E, F, G);

VHDL..... *inst_name*: ONCx port map (Q, A, B, C, D, E, F, G);

Pin Loading

Pin Name	Equivalent Loads		
	ONC2	ONC4	ONC6
A	1.0	1.0	2.0
B	1.0	1.0	2.0
C	1.0	1.0	2.0
D	1.0	1.0	2.0
E	1.0	1.0	2.0
F	1.0	1.0	2.0
G	1.0	1.0	2.0

AMI500SXSC 0.5 micron CMOS Standard Cell
Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
ONC2	4.5	5.647	10.9
ONC4	4.7	6.163	12.1
ONC6	9.0	12.137	22.9

a. See page 2-13 for power equation.

Propagation Delays (ns)


Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	3	6	10	13 (max)
	From: Any Input	t_{PLH}	0.464	0.523	0.613	0.734	0.826
ONC2	To: Q	t_{PHL}	0.490	0.595	0.740	0.922	1.054
	Number of Equivalent Loads		1	6	11	16	22 (max)
ONC4	From: Any Input	t_{PLH}	0.489	0.581	0.660	0.733	0.816
	To: Q	t_{PHL}	0.549	0.709	0.829	0.933	1.045
ONC6	Number of Equivalent Loads		1	10	20	30	40 (max)
	From: Any Input	t_{PLH}	0.432	0.522	0.593	0.654	0.710
	To: Q	t_{PHL}	0.505	0.646	0.761	0.861	0.953

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell
Description

ONDx is a family of OR-NAND circuits consisting of two 3-input OR gates and one 2-input OR gate into a 3-input NAND gate.

Core Logic	Logic Symbol	Truth Table																																													
		<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>G</th><th>H</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>L</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>L</td><td>L</td><td>L</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>H</td></tr> <tr> <td align="center" colspan="8">All other combinations</td><td>L</td></tr> </tbody> </table>	A	B	C	D	E	F	G	H	Q	L	L	L	X	X	X	X	X	H	X	X	X	L	L	L	X	X	H	X	X	X	X	X	X	X	L	H	All other combinations								L
A	B	C	D	E	F	G	H	Q																																							
L	L	L	X	X	X	X	X	H																																							
X	X	X	L	L	L	X	X	H																																							
X	X	X	X	X	X	X	L	H																																							
All other combinations								L																																							

HDL Syntax

Verilog ONDx *inst_name* (Q, A, B, C, D, E, F, G, H);

VHDL..... *inst_name*: ONDx port map (Q, A, B, C, D, E, F, G, H);

Pin Loading

Pin Name	Equivalent Loads		
	OND2	OND4	OND6
A	1.0	1.0	2.0
B	1.0	1.0	2.0
C	1.0	1.0	2.0
D	1.0	1.0	2.0
E	1.0	1.0	2.0
F	1.0	1.0	2.0
G	1.0	1.0	2.0
H	1.0	1.0	2.0

AMI500SXSC 0.5 micron CMOS Standard Cell
Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
OND2	4.7	6.057	11.6
OND4	5.0	6.573	12.8
OND6	9.5	12.956	23.9

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process


	Number of Equivalent Loads		1	3	6	10	13 (max)
	From: Any Input	t_{PLH}	0.464	0.521	0.611	0.733	0.827
OND2	To: Q	t_{PHL}	0.496	0.610	0.758	0.935	1.059
	Number of Equivalent Loads		1	6	11	16	22 (max)
OND4	From: Any Input	t_{PLH}	0.491	0.586	0.662	0.731	0.806
	To: Q	t_{PHL}	0.549	0.703	0.824	0.933	1.053
OND6	Number of Equivalent Loads		1	10	20	30	40 (max)
	From: Any Input	t_{PLH}	0.429	0.514	0.586	0.647	0.700
	To: Q	t_{PHL}	0.487	0.635	0.750	0.851	0.946

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

ONEx is a family of OR-NAND circuits consisting of three 3-input OR gates into a 3-input NAND gate.

Logic Symbol	Truth Table																																																		
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>G</th><th>H</th><th>I</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>L</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>L</td><td>L</td><td>L</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>L</td><td>H</td></tr> <tr> <td colspan="9">All other combinations</td><td>L</td></tr> </tbody> </table>	A	B	C	D	E	F	G	H	I	Q	L	L	L	X	X	X	X	X	X	H	X	X	X	L	L	L	X	X	X	H	X	X	X	X	X	X	X	L	L	H	All other combinations									L
A	B	C	D	E	F	G	H	I	Q																																										
L	L	L	X	X	X	X	X	X	H																																										
X	X	X	L	L	L	X	X	X	H																																										
X	X	X	X	X	X	X	L	L	H																																										
All other combinations									L																																										

HDL Syntax

Verilog ONEx *inst_name* (Q, A, B, C, D, E, F, G, H, I);

VHDL *inst_name*: ONEx port map (Q, A, B, C, D, E, F, G, H, I);

Pin Loading

Pin Name	Equivalent Loads		
	ONE2	ONE4	ONE6
A	1.0	1.0	2.0
B	1.0	1.0	2.0
C	1.0	1.0	2.0
D	1.0	1.0	2.0
E	1.0	1.0	2.0
F	1.0	1.0	2.0
G	1.0	1.0	2.0
H	1.0	1.0	2.0
I	1.0	1.0	2.0

AMI500SXSC 0.5 micron CMOS Standard Cell
Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
ONE2	5.0	6.467	12.3
ONE4	5.5	6.996	13.4
ONE6	9.8	13.763	25.0

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	3	6	10	13 (max)
	From: Any Input	t_{PLH}	0.461	0.536	0.634	0.753	0.837
ONE2	To: Q	t_{PHL}	0.501	0.613	0.757	0.930	1.051
	Number of Equivalent Loads		1	6	11	16	22 (max)
ONE4	From: Any Input	t_{PLH}	0.487	0.588	0.664	0.731	0.804
	To: Q	t_{PHL}	0.549	0.689	0.811	0.925	1.055
ONE6	Number of Equivalent Loads		1	10	20	30	40 (max)
	From: Any Input	t_{PLH}	0.453	0.520	0.582	0.645	0.713
	To: Q	t_{PHL}	0.492	0.633	0.744	0.842	0.935

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

OR2x is a family of 2-input gates which perform the logical OR function.

Logic Symbol	Truth Table															
 	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	B	Q	L	L	L	L	H	H	H	L	H	H	H	H
A	B	Q														
L	L	L														
L	H	H														
H	L	H														
H	H	H														

Core Logic

HDL Syntax

Verilog OR2x *inst_name* (Q, A, B);

VHDL..... *inst_name*: OR2x port map (Q, A, B);

Pin Loading

Pin Name	Equivalent Loads			
	OR21	OR22	OR24	OR26
A	1.0	1.0	2.0	2.0
B	1.0	1.0	2.0	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ C$) (nA)	EQL _{pd} (Eq-load)
OR21	1.3	1.645	2.9
OR22	1.6	2.199	4.1
OR24	3.2	4.384	8.8
OR26	4.0	5.768	11.7

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

Number of Equivalent Loads		1	3	6	10	13 (max)
OR21	From: Any Input	t_{PLH}	0.210	0.276	0.364	0.480
	To: Q	t_{PHL}	0.268	0.362	0.489	0.649
OR22	Number of Equivalent Loads		1	6	11	16
	From: Any Input	t_{PLH}	0.230	0.316	0.388	0.456
OR24	Number of Equivalent Loads		1	10	20	30
	From: Any Input	t_{PLH}	0.200	0.280	0.338	0.405
OR26	Number of Equivalent Loads		1	14	29	44
	From: Any Input	t_{PLH}	0.236	0.313	0.382	0.446
	To: Q	t_{PHL}	0.352	0.463	0.565	0.666

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

OR3x is a family of 3-input gates which perform the logical OR function.

Logic Symbol	Truth Table																				
 	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>X</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>H</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	B	C	Q	L	L	L	L	H	X	X	H	X	H	X	H	X	X	H	H
A	B	C	Q																		
L	L	L	L																		
H	X	X	H																		
X	H	X	H																		
X	X	H	H																		

Core Logic

HDL Syntax

Verilog OR3x *inst_name* (Q, A, B);

VHDL..... *inst_name*: OR3x port map (Q, A, B);

Pin Loading

Pin Name	Equivalent Loads			
	OR31	OR32	OR34	OR36
A	1.0	1.0	2.0	3.0
B	1.0	1.0	2.0	3.0
C	1.0	1.0	2.0	3.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
OR31	1.6	2.055	3.6
OR32	2.1	2.584	4.7
OR34	4.2	5.202	10.5
OR36	5.3	7.649	14.9

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	3	6	10	13 (max)
OR31	From: Any Input	t_{PLH}	0.233	0.300	0.389	0.505	0.597
	To: Q	t_{PHL}	0.335	0.446	0.586	0.752	0.867
OR32	Number of Equivalent Loads		1	6	11	16	22 (max)
	From: Any Input	t_{PLH}	0.243	0.331	0.408	0.479	0.561
OR34	To: Q	t_{PHL}	0.392	0.530	0.651	0.765	0.896
OR36	Number of Equivalent Loads		1	10	20	30	40 (max)
	From: Any Input	t_{PLH}	0.212	0.285	0.362	0.436	0.510
	To: Q	t_{PHL}	0.352	0.484	0.626	0.733	0.818
OR36	Number of Equivalent Loads		1	14	29	44	58 (max)
	From: Any Input	t_{PLH}	0.208	0.281	0.350	0.417	0.479
	To: Q	t_{PHL}	0.340	0.488	0.603	0.700	0.781

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

OR4x is a family of 4-input gate which performs the logical OR function.

Logic Symbol	Truth Table																														
 	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>L</td><td>L</td><td>L</td></tr> <tr> <td>H</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>H</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>H</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>H</td><td>H</td></tr> </tbody> </table>	A	B	C	D	Q	L	L	L	L	L	H	X	X	X	H	X	H	X	X	H	X	X	H	X	H	X	X	X	H	H
A	B	C	D	Q																											
L	L	L	L	L																											
H	X	X	X	H																											
X	H	X	X	H																											
X	X	H	X	H																											
X	X	X	H	H																											

Core Logic

HDL Syntax

Verilog OR4x *inst_name* (Q, A, B, C, D);

VHDL..... *inst_name*: OR4x port map (Q, A, B, C, D);

Pin Loading

Pin Name	Equivalent Loads			
	OR41	OR42	OR44	OR46
A	1.0	1.0	3.0	3.0
B	1.0	1.0	3.0	3.0
C	1.0	1.0	3.0	3.0
D	1.0	1.0	3.0	3.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	$E_{QL,pd}$ (Eq-load)
OR41	2.1	2.380	4.1
OR42	2.4	2.896	5.2
OR44	5.8	7.558	14.7
OR46	6.3	8.621	17.5

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	3	6	10	13 (max)
OR41	From: Any Input	t_{PLH}	0.227	0.295	0.390	0.509	0.596
	To: Q	t_{PHL}	0.378	0.490	0.638	0.817	0.943
OR42	Number of Equivalent Loads		1	6	11	16	22 (max)
	From: Any Input	t_{PLH}	0.283	0.371	0.444	0.514	0.601
OR44	To: Q	t_{PHL}	0.448	0.616	0.745	0.858	0.982
	Number of Equivalent Loads		1	10	20	30	40 (max)
OR46	From: Any Input	t_{PLH}	0.205	0.282	0.354	0.421	0.484
	To: Q	t_{PHL}	0.337	0.491	0.606	0.713	0.818
Number of Equivalent Loads		1	14	29	44	58 (max)	
OR46	From: Any Input	t_{PLH}	0.215	0.296	0.378	0.444	0.496
	To: Q	t_{PHL}	0.382	0.530	0.668	0.791	0.898

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Description

PORB is a power-on-reset.

When power is applied, the PORQ output is asserted low for at least 2 microseconds after the logic circuits become operational. The active high RESET input also drives the PORQ signal to its active low state. Since the PORB is a corner function cell the RESET pin must be driven through the core.

For proper operation, user-designed external circuitry must provide a V_{DD} power slew rate of at least one volt per microsecond. This ensures that the reset pulse will be properly output when V_{DD} falls to zero and immediately returns to its valid range.

Logic Symbol	Truth Table	Pin Loading								
	<table border="1"> <thead> <tr> <th>RESET</th> <th>PORQ</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> </tr> </tbody> </table>	RESET	PORQ	L	H	H	L	<table border="1"> <thead> <tr> <th>Load</th> </tr> </thead> <tbody> <tr> <td>RESET 5.9 eql</td> </tr> </tbody> </table>	Load	RESET 5.9 eql
RESET	PORQ									
L	H									
H	L									
Load										
RESET 5.9 eql										

HDL Syntax

Verilog PORB *inst_name* (RESET, PORQ);

VHDL *inst_name*: PORB port map (RESET, PORQ);

Power Characteristics

Parameter	Value	Units
Static I_{DD} ($T_J = 85^\circ\text{C}$)	74.806	nA
EQL_{pd}	1664.2	Eq-load

See page 2-13 for power equation.

Delay Characteristics:

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$, Typical Process

From	To	Parameter	Number of Equivalent Loads				
			1	11	22	32	43 (max)
RESET	PORQ	t_{PLH}	4242.43				
RESET	PORQ	t_{PHL}	9.55				

AMI500SXSC 0.5 micron CMOS Standard Cell
Description

SLF00x is a family of static, master-slave, multiplexed scan latch, D flip-flops. When SCE is low it is a D flip-flop with the output buffered and changes state on the rising edge of the clock. When SCE is high it is a D latch that is transparent when C is low.

Logic Symbol		Truth Table					
		C	D	SD	SE	SCE	Q
		↑	H	X	L	L	H
		↑	L	X	L	L	L
		↑	X	H	H	L	H
		↑	X	L	H	L	L
		L	X	X	X	L	NC
		L	H	X	L	H	H
		L	L	X	L	H	L
		L	X	H	H	H	H
		L	X	L	H	H	L
		H	X	X	X	H	NC

NC = No Change

Core Logic
HDL Syntax

Verilog SLF00x *inst_name* (Q, C, D, SCE, SD, SE);

VHDL *inst_name*: SLF00x port map (Q, C, D, SCE, SD, SE);

Pin Loading

Pin Name	Equivalent Loads			
	SLF001	SLF002	SLF004	SLF006
C	1.0	1.0	1.0	1.0
D	1.0	1.0	1.0	1.0
SD	1.0	1.0	1.0	1.0
SE	2.1	2.1	2.1	2.1
SCE	2.0	2.0	2.0	2.0

AMI500SXSC 0.5 micron CMOS Standard Cell

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
SLF001	8.4	9.788	18.4
SLF002	9.2	11.205	21.9
SLF004	10.0	12.588	24.8
SLF006	10.6	13.959	27.7

a. See page 2-13 for power equation.

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	3	6	10	13 (max)
	From: C	t_{PLH}	0.990	1.062	1.170	1.311	1.417
SLF001	To: Q	t_{PHL}	1.182	1.295	1.435	1.601	1.716
	From: D	t_{PLH}	0.892	0.982	1.089	1.211	1.293
	To: Q	t_{PHL}	1.050	1.153	1.293	1.471	1.599
	From: SCE	t_{PLH}	0.759	0.839	0.948	1.082	1.178
	To: Q	t_{PHL}	0.894	0.999	1.139	1.312	1.434
SLF002	From: SD	t_{PLH}	0.904	0.969	1.073	1.220	1.333
	To: Q	t_{PHL}	1.044	1.156	1.297	1.463	1.579
	From: SE	t_{PLH}	0.970	1.038	1.143	1.288	1.398
	To: Q	t_{PHL}	1.177	1.287	1.429	1.596	1.713
	Number of Equivalent Loads		1	6	11	16	22 (max)
SLF002	From: C	t_{PLH}	0.950	1.035	1.104	1.167	1.237
	To: Q	t_{PHL}	1.117	1.233	1.332	1.423	1.528
	From: D	t_{PLH}	0.858	0.948	1.026	1.100	1.185
	To: Q	t_{PHL}	1.026	1.149	1.247	1.335	1.434
	From: SCE	t_{PLH}	0.685	0.785	0.871	0.951	1.042
SLF002	To: Q	t_{PHL}	0.833	0.963	1.069	1.165	1.271
	From: SD	t_{PLH}	0.895	0.978	1.048	1.111	1.183
	To: Q	t_{PHL}	0.996	1.119	1.217	1.305	1.402
	From: SE	t_{PLH}	0.952	1.026	1.096	1.165	1.246
	To: Q	t_{PHL}	1.140	1.262	1.360	1.448	1.547

AMI500SXSC 0.5 micron CMOS Standard Cell

**Core
Logic**

	Number of Equivalent Loads		1	10	20	30	40 (max)
SLF004	From: C	t_{PLH}	1.012	1.098	1.165	1.221	1.271
	To: Q	t_{PHL}	1.172	1.296	1.393	1.476	1.550
	From: D	t_{PLH}	0.865	0.949	1.053	1.133	1.204
	To: Q	t_{PHL}	1.086	1.215	1.309	1.386	1.454
	From: SCE	t_{PLH}	0.636	0.800	0.925	0.997	1.053
SLF006	To: Q	t_{PHL}	0.875	1.040	1.137	1.221	1.300
	From: SD	t_{PLH}	0.908	1.008	1.078	1.135	1.184
	To: Q	t_{PHL}	1.034	1.161	1.270	1.368	1.458
	From: SE	t_{PLH}	1.003	1.076	1.147	1.216	1.281
	To: Q	t_{PHL}	1.204	1.330	1.425	1.504	1.575
	Number of Equivalent Loads		1	14	29	44	58 (max)
SLF006	From: C	t_{PLH}	1.059	1.145	1.214	1.273	1.324
	To: Q	t_{PHL}	1.242	1.358	1.464	1.559	1.643
	From: D	t_{PLH}	0.961	1.052	1.129	1.199	1.262
	To: Q	t_{PHL}	1.131	1.265	1.370	1.458	1.532
	From: SCE	t_{PLH}	0.819	0.875	0.953	1.042	1.131
	To: Q	t_{PHL}	0.963	1.118	1.223	1.309	1.381
SLF006	From: SD	t_{PLH}	0.988	1.049	1.126	1.206	1.283
	To: Q	t_{PHL}	1.135	1.257	1.357	1.444	1.518
SLF006	From: SE	t_{PLH}	1.073	1.167	1.224	1.267	1.301
	To: Q	t_{PHL}	1.265	1.379	1.483	1.576	1.656

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Timing Constraints


Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

Core Logic

From	To	Parameter	Cell			
			SLF001	SLF002	SLF004	SLF006
Min C Width	High	t_w	1.077	1.065	1.136	1.208
Min C Width	Low	t_w	0.741	0.786	0.786	0.786
Min D Setup		t_{su}	0.607	0.657	0.657	0.657
Min D Hold		t_h	0.147	0.145	0.145	0.145
Min SD Setup		t_{su}	0.607	0.657	0.657	0.657
Min SD Hold		t_h	0.147	0.145	0.145	0.145
Min SE Setup		t_{su}	0.734	0.783	0.783	0.783
Min SE Hold		t_h	0.147	0.145	0.145	0.145
Min SCE Setup		t_{su}	0.839	0.831	0.902	0.974
Min SCE Hold		t_h	0.906	0.917	0.958	1.000

AMI500SXSC 0.5 micron CMOS Standard Cell

Logic Schematic



AMI500SXSC 0.5 micron CMOS Standard Cell

Description

SLF01x is a family of static, master-slave, multiplexed scan latch, D flip-flops. When SCE is low it is a D flip-flop with the output buffered and changes state on the rising edge of the clock. When SCE is high it is a D latch that is transparent when C is low. RESET is asynchronous and active low.

Logic Symbol	Truth Table						
	RN	C	D	SD	SE	SCE	Q
H	↑	H	X	L	L	L	H
H	↑	L	X	L	L	L	L
H	↑	X	H	H	L	H	H
H	↑	X	L	H	L	L	L
H	L	X	X	X	X	L	NC
H	L	H	X	L	H	H	H
H	L	L	X	L	H	H	L
H	L	X	H	H	H	H	H
H	L	X	L	H	H	H	L
H	H	X	X	X	X	H	NC
L	X	X	X	X	X	X	L

NC = No Change

HDL Syntax

Verilog SLF01x *inst_name* (Q, C, D, RN, SCE, SD, SE);

VHDL *inst_name*: SLF01x port map (Q, C, D, RN, SCE, SD, SE);

Pin Loading

Pin Name	Equivalent Loads			
	SLF011	SLF012	SLF014	SLF016
C	1.0	1.0	1.0	1.0
D	1.0	1.0	1.0	1.0
RN	1.0	1.0	1.0	1.0
SD	1.0	1.0	1.0	1.0
SE	2.1	2.1	2.1	2.1
SCE	2.0	2.0	2.0	2.0

AMI500SXSC 0.5 micron CMOS Standard Cell
Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
SLF011	9.2	10.634	22.2
SLF012	10.3	12.064	25.8
SLF014	10.8	13.435	28.7
SLF016	11.6	15.422	32.1

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

Core Logic

		Number of Equivalent Loads		1	3	6	10	13 (max)
SLF011	From: C To: Q	t_{PLH} t_{PHL}	0.983 1.181	1.051 1.270	1.147 1.404	1.272 1.584	1.363 1.720	
	From: D To: Q	t_{PLH} t_{PHL}	0.954 1.083	1.027 1.196	1.124 1.332	1.243 1.488	1.328 1.595	
	From: RN To: Q	t_{PLH} t_{PHL}	0.722 0.905	0.788 1.025	0.885 1.169	1.010 1.333	1.103 1.445	
	From: SCE To: Q	t_{PLH} t_{PHL}	0.750 0.902	0.809 1.008	0.903 1.144	1.035 1.307	1.138 1.422	
	From: SD To: Q	t_{PLH} t_{PHL}	0.985 1.059	1.049 1.157	1.145 1.294	1.272 1.467	1.367 1.593	
	From: SE To: Q	t_{PLH} t_{PHL}	1.051 1.191	1.131 1.300	1.228 1.437	1.338 1.599	1.413 1.711	
		Number of Equivalent Loads		1	6	11	16	22 (max)
SLF012	From: C To: Q	t_{PLH} t_{PHL}	0.988 1.151	1.065 1.278	1.132 1.371	1.194 1.451	1.266 1.537	
	From: D To: Q	t_{PLH} t_{PHL}	0.991 1.041	1.078 1.142	1.142 1.239	1.197 1.335	1.256 1.449	
	From: RN To: Q	t_{PLH} t_{PHL}	0.730 1.101	0.808 1.268	0.885 1.392	0.962 1.501	1.054 1.619	
	From: SCE To: Q	t_{PLH} t_{PHL}	0.686 0.843	0.781 0.961	0.861 1.064	0.935 1.163	1.018 1.280	
	From: SD To: Q	t_{PLH} t_{PHL}	1.008 1.013	1.092 1.123	1.157 1.220	1.215 1.312	1.278 1.418	
	From: SE To: Q	t_{PLH} t_{PHL}	1.070 1.162	1.150 1.292	1.216 1.384	1.277 1.463	1.345 1.547	

AMI500SXSC 0.5 micron CMOS Standard Cell

**Core
Logic**

	Number of Equivalent Loads		1	10	20	30	40 (max)
SLF014	From: C	t_{PLH}	1.057	1.132	1.200	1.262	1.321
	To: Q	t_{PHL}	1.203	1.313	1.419	1.517	1.611
	From: D	t_{PLH}	1.050	1.144	1.203	1.250	1.290
	To: Q	t_{PHL}	1.113	1.222	1.324	1.418	1.506
	From: RN	t_{PLH}	0.779	0.889	0.965	1.019	1.061
	To: Q	t_{PHL}	1.355	1.496	1.640	1.779	1.915
SLF016	From: SCE	t_{PLH}	0.772	0.888	0.987	1.079	1.168
	To: Q	t_{PHL}	0.909	1.034	1.141	1.235	1.321
	From: SD	t_{PLH}	1.042	1.124	1.200	1.274	1.349
	To: Q	t_{PHL}	1.099	1.218	1.313	1.395	1.469
	From: SE	t_{PLH}	1.107	1.192	1.261	1.320	1.374
	To: Q	t_{PHL}	1.225	1.355	1.447	1.523	1.589
	Number of Equivalent Loads		1	14	29	44	58 (max)
	From: C	t_{PLH}	1.356	1.411	1.477	1.539	1.618
	To: Q	t_{PHL}	1.397	1.475	1.562	1.655	1.743
	From: D	t_{PLH}	1.362	1.443	1.486	1.518	1.542
	To: Q	t_{PHL}	1.302	1.380	1.470	1.560	1.644
	From: RN	t_{PLH}	1.097	1.175	1.231	1.276	1.314
	To: Q	t_{PHL}	0.585	0.665	0.765	0.858	0.948
	From: SCE	t_{PLH}	1.112	1.185	1.246	1.299	1.345
	To: Q	t_{PHL}	1.138	1.254	1.334	1.399	1.452
	From: SD	t_{PLH}	1.344	1.417	1.476	1.527	1.569
	To: Q	t_{PHL}	1.277	1.363	1.451	1.535	1.610
	From: SE	t_{PLH}	1.435	1.519	1.569	1.606	1.635
	To: Q	t_{PHL}	1.403	1.471	1.559	1.651	1.740

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


AMI500SXSC 0.5 micron CMOS Standard Cell

Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	To	Parameter	Cell			
			SLF011	SLF012	SLF014	SLF016
Min C Width	High	t_w	1.101	1.083	1.152	1.101
Min C Width	Low	t_w	0.756	0.808	0.808	0.755
Min RN Width	Low	t_w	0.586	0.618	0.618	0.584
Min D Setup		t_{su}	0.625	0.680	0.680	0.625
Min D Hold		t_h	0.147	0.146	0.146	0.146
Min SD Setup		t_{su}	0.625	0.680	0.680	0.625
Min SD Hold		t_h	0.147	0.146	0.146	0.146
Min SE Setup		t_{su}	0.751	0.806	0.806	0.751
Min SE Hold		t_h	0.147	0.146	0.146	0.146
Min SCE Setup		t_{su}	0.864	0.850	0.918	0.868
Min SCE Hold		t_h	0.908	0.919	0.960	0.862
Min RN Setup		t_{su}	0.321	0.366	0.367	0.322
Min RN Hold		t_h	0.339	0.336	0.336	0.336

Logic Schematic



AMI500SXSC 0.5 micron CMOS Standard Cell

Description

SLF02x is a family of static, master-slave, multiplexed scan latch, D flip-flops. When SCE is low it is a D flip-flop with the output buffered and changes state on the rising edge of the clock. When SCE is high it is a D latch that is transparent when C is low. SET is asynchronous and active low.

Logic Symbol	Truth Table						
	SN	C	D	SD	SE	SCE	Q
H	↑	H	X	L	L	L	H
H	↑	L	X	L	L	L	L
H	↑	X	H	H	L	L	H
H	↑	X	L	H	L	L	L
H	L	X	X	X	X	L	NC
H	L	H	X	L	H	H	H
H	L	L	X	L	H	H	L
H	L	X	H	H	H	H	H
H	L	X	L	H	H	H	L
H	H	X	X	X	X	H	NC
L	X	X	X	X	X	X	H

NC = No Change

HDL Syntax

Verilog SLF02x *inst_name* (Q, C, D, SCE, SD, SE, SN);

VHDL *inst_name*:SLF02x port map (Q, C, D, SCE, SD, SE, SN);

Pin Loading

Pin Name	Equivalent Loads			
	SLF021	SLF022	SLF024	SLF026
C	1.0	1.0	1.0	1.0
D	1.0	1.0	1.0	1.0
SD	1.0	1.0	1.0	1.0
SE	2.1	2.1	2.1	2.1
SCE	2.0	2.0	2.0	2.0
SN	2.0	2.1	2.1	2.0

AMI500SXSC 0.5 micron CMOS Standard Cell
Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
SLF021	9.0	10.703	19.2
SLF022	9.8	12.121	22.7
SLF024	10.3	13.491	25.6
SLF026	10.8	15.466	28.9

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell

Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	3	6	10	13 (max)
SLF021	From: C	t_{PLH}	0.992	1.070	1.167	1.280	1.358
	To: Q	t_{PHL}	1.176	1.285	1.423	1.586	1.699
	From: D	t_{PLH}	0.916	0.995	1.092	1.203	1.279
	To: Q	t_{PHL}	1.065	1.160	1.297	1.475	1.606
	From: SCE	t_{PLH}	0.794	0.867	0.964	1.084	1.169
	To: Q	t_{PHL}	0.861	0.971	1.108	1.270	1.382
SLF022	From: SD	t_{PLH}	0.943	1.030	1.123	1.221	1.285
	To: Q	t_{PHL}	1.060	1.178	1.314	1.465	1.566
	From: SE	t_{PLH}	1.010	1.096	1.189	1.289	1.355
	To: Q	t_{PHL}	1.179	1.273	1.410	1.588	1.720
	From: SN	t_{PLH}	0.653	0.737	0.838	0.954	1.032
	To: Q	t_{PHL}	0.609	0.741	0.909	1.110	1.251
	Number of Equivalent Loads		1	6	11	16	22 (max)
SLF022	From: C	t_{PLH}	0.963	1.043	1.110	1.172	1.243
	To: Q	t_{PHL}	1.161	1.252	1.351	1.454	1.582
	From: D	t_{PLH}	0.941	1.015	1.082	1.147	1.223
	To: Q	t_{PHL}	1.065	1.192	1.290	1.376	1.469
	From: SCE	t_{PLH}	0.743	0.831	0.906	0.976	1.055
	To: Q	t_{PHL}	0.830	0.967	1.076	1.174	1.282
	From: SD	t_{PLH}	0.964	1.045	1.112	1.173	1.241
SLF022	To: Q	t_{PHL}	1.034	1.153	1.253	1.344	1.447
	From: SE	t_{PLH}	1.028	1.107	1.174	1.236	1.306
	To: Q	t_{PHL}	1.174	1.267	1.367	1.469	1.596
SLF022	From: SN	t_{PLH}	0.820	0.941	1.027	1.101	1.180
	To: Q	t_{PHL}	0.564	0.723	0.853	0.976	1.117

AMI500SXSC 0.5 micron CMOS Standard Cell

**Core
Logic**

Number of Equivalent Loads		1	10	20	30	40 (max)	
SLF024	From: C To: Q	t_{PLH} t_{PHL}	1.022 1.230	1.100 1.366	1.165 1.457	1.226 1.529	1.307 1.591
	From: D To: Q	t_{PLH} t_{PHL}	0.981 1.119	1.023 1.228	1.093 1.334	1.181 1.434	1.281 1.531
	From: SCE To: Q	t_{PLH} t_{PHL}	0.799 0.901	0.882 1.033	0.960 1.138	1.031 1.229	1.099 1.311
	From: SD To: Q	t_{PLH} t_{PHL}	0.986 1.122	1.099 1.256	1.174 1.355	1.230 1.439	1.276 1.513
	From: SE To: Q	t_{PLH} t_{PHL}	1.066 1.248	1.141 1.390	1.214 1.482	1.284 1.560	1.352 1.632
	From: SN To: Q	t_{PLH} t_{PHL}	1.008 0.601	1.134 0.776	1.223 0.920	1.296 1.038	1.359 1.146
Number of Equivalent Loads		1	14	29	44	58 (max)	
SLF026	From: C To: Q	t_{PLH} t_{PHL}	1.254 1.437	1.306 1.491	1.374 1.580	1.445 1.687	1.514 1.799
	From: D To: Q	t_{PLH} t_{PHL}	1.184 1.329	1.260 1.408	1.319 1.495	1.369 1.582	1.411 1.661
	From: SCE To: Q	t_{PLH} t_{PHL}	1.043 1.154	1.110 1.263	1.175 1.345	1.234 1.412	1.287 1.468
	From: SD To: Q	t_{PLH} t_{PHL}	1.199 1.326	1.269 1.369	1.331 1.453	1.386 1.561	1.433 1.678
	From: SE To: Q	t_{PLH} t_{PHL}	1.283 1.473	1.311 1.579	1.373 1.649	1.456 1.704	1.550 1.749
	From: SN To: Q	t_{PLH} t_{PHL}	0.430 0.846	0.513 0.971	0.586 1.086	0.649 1.188	0.707 1.276

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell


Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process


From	To	Parameter	Cell			
			SLF021	SLF022	SLF024	SLF026
Min C Width	High	t_w	1.074	1.090	1.164	1.107
Min C Width	Low	t_w	0.770	0.821	0.821	0.771
Min SN Width	Low	t_w	0.496	0.546	0.546	0.497
Min D Setup		t_{su}	0.640	0.693	0.693	0.641
Min D Hold		t_h	0.147	0.147	0.147	0.147
Min SD Setup		t_{su}	0.640	0.693	0.693	0.641
Min SD Hold		t_h	0.147	0.147	0.147	0.147
Min SE Setup		t_{su}	0.766	0.819	0.819	0.767
Min SE Hold		t_h	0.147	0.147	0.147	0.147
Min SCE Setup		t_{su}	0.838	0.856	0.930	0.872
Min SCE Hold		t_h	0.889	0.919	0.960	0.862
Min SN Setup		t_{su}	0.176	0.219	0.219	0.177
Min SN Hold		t_h	0.607	0.606	0.606	0.606

AMI500SXSC 0.5 micron CMOS Standard Cell

Logic Schematic



Core Logic



AMI500SXSC 0.5 micron CMOS Standard Cell

Description

SLF03x is a family of static, master-slave, multiplexed scan latch, D flip-flops. When SCE is low it is a D flip-flop with the output buffered and changes state on the rising edge of the clock. When SCE is high it is a D latch that is transparent when C is low. SET and RESET are asynchronous and active low.

Logic Symbol	Truth Table							
	RN	SN	C	D	SD	SE	SCE	Q
H	H	↑	H	X	L	L	L	H
H	H	↑	L	X	L	L	L	L
H	H	↑	X	H	H	L	H	H
H	H	↑	X	L	H	L	L	L
H	H	L	X	X	X	L	L	NC
H	H	L	H	X	L	H	H	H
H	H	L	L	X	L	H	H	L
H	H	L	X	H	H	H	H	H
H	H	L	X	L	H	H	H	L
H	H	H	X	X	X	X	H	NC
H	L	X	X	X	X	X	X	H
L	X	X	X	X	X	X	X	L

NC = No Change

HDL Syntax

Verilog SLF03x *inst_name* (Q, C, D, RN, SCE, SD, SE, SN);
VHDL *inst_name*: SLF03x port map (Q, C, D, RN, SCE, SD, SE, SN);

Pin Loading

Pin Name	Equivalent Loads			
	SLF031	SLF032	SLF034	SLF036
C	1.0	1.0	1.0	1.0
D	1.0	1.0	1.0	1.0
RN	1.0	1.0	1.0	1.0
SD	1.0	1.0	1.0	1.0
SE	2.1	2.1	2.1	2.1
SCE	2.0	2.0	2.0	2.0
SN	2.1	2.1	2.1	2.1

AMI500SXSC 0.5 micron CMOS Standard Cell
Size And Power Characteristics

Cell	Equivalent Gates	Size And Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
SLF031	10.0	11.708	23.8
SLF032	11.1	13.158	27.4
SLF034	11.6	14.528	30.3
SLF036	11.5	15.899	33.2

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

Core Logic

Number of Equivalent Loads		1	6	11	16	22 (max)	
SLF031	From: C To: Q	t_{PLH} t_{PHL}	1.083 1.225	1.245 1.474	1.392 1.674	1.533 1.855	1.696 2.055
	From: D To: Q	t_{PLH} t_{PHL}	1.054 1.110	1.207 1.337	1.354 1.541	1.499 1.734	1.671 1.956
	From: RN To: Q	t_{PLH} t_{PHL}	0.790 0.919	0.972 1.185	1.135 1.415	1.289 1.631	1.468 1.876
	From: SCE To: Q	t_{PLH} t_{PHL}	0.839 0.867	1.028 1.129	1.188 1.341	1.335 1.533	1.502 1.746
	From: SD To: Q	t_{PLH} t_{PHL}	1.068 1.091	1.223 1.327	1.371 1.545	1.514 1.756	1.684 2.001
	From: SE To: Q	t_{PLH} t_{PHL}	1.143 1.203	1.321 1.443	1.466 1.660	1.597 1.866	1.743 2.105
	From: SN To: Q	t_{PLH} t_{PHL}	0.646 0.642	0.841 0.944	1.008 1.220	1.164 1.486	1.342 1.794
Number of Equivalent Loads		1	6	11	16	22 (max)	
SLF032	From: C To: Q	t_{PLH} t_{PHL}	1.089 1.198	1.177 1.296	1.241 1.394	1.296 1.492	1.355 1.610
	From: D To: Q	t_{PLH} t_{PHL}	1.084 1.108	1.167 1.227	1.232 1.324	1.291 1.413	1.355 1.512
	From: RN To: Q	t_{PLH} t_{PHL}	0.818 1.126	0.917 1.293	0.994 1.419	1.062 1.529	1.136 1.648
	From: SCE To: Q	t_{PLH} t_{PHL}	0.822 0.832	0.920 0.959	1.003 1.066	1.081 1.164	1.168 1.276
	From: SD To: Q	t_{PLH} t_{PHL}	1.070 1.082	1.155 1.207	1.234 1.303	1.311 1.387	1.400 1.480
	From: SE To: Q	t_{PLH} t_{PHL}	1.165 1.217	1.226 1.348	1.292 1.441	1.361 1.520	1.447 1.605
	From: SN To: Q	t_{PLH} t_{PHL}	0.839 0.611	0.949 0.775	1.031 0.908	1.102 1.028	1.180 1.162

AMI500SXSC 0.5 micron CMOS Standard Cell
Core Logic

	Number of Equivalent Loads		1	10	20	30	40 (max)
SLF034	From: C	t_{PLH}	1.133	1.199	1.270	1.340	1.409
	To: Q	t_{PHL}	1.270	1.408	1.505	1.584	1.653
	From: D	t_{PLH}	1.120	1.160	1.228	1.312	1.409
	To: Q	t_{PHL}	1.173	1.310	1.407	1.488	1.559
	From: RN	t_{PLH}	0.867	0.968	1.046	1.106	1.154
	To: Q	t_{PHL}	1.426	1.604	1.733	1.833	1.915
	From: SCE	t_{PLH}	0.922	1.012	1.075	1.127	1.172
	To: Q	t_{PHL}	0.905	1.022	1.131	1.231	1.326
SLF036	From: SD	t_{PLH}	1.132	1.246	1.303	1.348	1.388
	To: Q	t_{PHL}	1.151	1.294	1.384	1.455	1.515
	From: SE	t_{PLH}	1.193	1.268	1.340	1.406	1.469
	To: Q	t_{PHL}	1.273	1.359	1.467	1.583	1.704
	From: SN	t_{PLH}	1.042	1.187	1.266	1.325	1.373
	To: Q	t_{PHL}	0.662	0.840	0.969	1.078	1.174
	Number of Equivalent Loads		1	14	29	44	58 (max)
	From: C	t_{PLH}	1.188	1.239	1.312	1.394	1.476

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

AMI500SXSC 0.5 micron CMOS Standard Cell

Timing Constraints


Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

Core Logic

From	To	Parameter	Cell			
			SLF031	SLF032	SLF034	SLF036
Min C Width	High	t_w	1.114	1.117	1.190	1.261
Min C Width	Low	t_w	0.795	0.853	0.853	0.853
Min RN Width	Low	t_w	0.622	0.664	0.664	0.664
Min SN Width	Low	t_w	0.499	0.543	0.543	0.543
Min D Setup		t_{su}	0.665	0.726	0.726	0.726
Min D Hold		t_h	0.146	0.147	0.147	0.147
Min RN Setup		t_{su}	0.369	0.427	0.427	0.427
Min RN Hold		t_h	0.340	0.340	0.340	0.340
Min SCE Setup		t_{su}	0.887	0.889	0.967	1.040
Min SCE Hold		t_h	0.902	0.923	0.964	1.006
Min SD Setup		t_{su}	0.665	0.726	0.726	0.726
Min SD Hold		t_h	0.146	0.147	0.147	0.147
Min SE Setup		t_{su}	0.791	0.852	0.852	0.852
Min SE Hold		t_h	0.146	0.147	0.147	0.147
Min SN Setup		t_{su}	0.211	0.259	0.259	0.259
Min SN Hold		t_h	0.608	0.607	0.607	0.607

AMI500SXSC 0.5 micron CMOS Standard Cell


Logic Schematic



AMI500SXSC 0.5 micron CMOS Standard Cell

Description

TD0x is a family of non-inverting time delays.

Logic Symbol	Truth Table						
	<table border="1"><thead><tr><th>A</th><th>Q</th></tr></thead><tbody><tr><td>L</td><td>L</td></tr><tr><td>H</td><td>H</td></tr></tbody></table>	A	Q	L	L	H	H
A	Q						
L	L						
H	H						

Core Logic

HDL Syntax

Verilog TD0x *inst_name* (Q, A);

VHDL..... *inst_name*: TD0x port map (Q, A);

Pin Loading

Pin Name	Equivalent Loads		
	TD02	TD03	TD08
A	1.0	1.0	1.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL_{pd} (Eq-load)
TD02	5.3	5.505	16.1
TD03	6.9	7.899	29.3
TD08	14.8	15.294	63.1

a. See page 2-13 for power equation.

AMI500SXSC 0.5 micron CMOS Standard Cell
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	6	11	16	22 (max)
TD02	From: A	t_{PLH}	2.031	2.105	2.167	2.226	2.292
	To: Q	t_{PHL}	2.033	2.140	2.227	2.306	2.393
TD03	Number of Equivalent Loads		1	6	11	16	22 (max)
	From: A	t_{PLH}	3.091	3.163	3.226	3.286	3.354
TD08	Number of Equivalent Loads		1	6	11	16	22 (max)
	From: A	t_{PLH}	8.238	8.292	8.354	8.421	8.506
	To: Q	t_{PHL}	8.228	8.255	8.318	8.416	8.579

Delay will vary with input conditions. See page 2-15 for interconnect estimates.