#### Features

- Serial EEPROM Family for Configuring Altera FLEX<sup>®</sup> Devices
- In-System Programmable via 2-wire Bus
- Simple Interface to SRAM FPGAs
- EE Programmable 64K, 128K and 256K bit Serial Memories Designed to Store Configuration Programs for Field Programmable Gate Arrays (FPGAs)
- Cascadable Read Back to Support Additional Configurations or Future Higher-density Arrays (128K and 256K only)
- Low-power CMOS EEPROM Process
- Programmable Reset Polarity
- Available in the Space-efficient Surface-mount PLCC Package (Compatible Across Product Family)
- Emulation of Atmel's AT24CXXX Serial EEPROMs
- Available in 3.3V  $\pm$  10% LV and 5V  $\pm$  5% C Versions

### Description

The AT17C65A/128A/256A and AT17LV65A/128A/256A (low-density AT17A Series) FPGA Configuration EEPROMs (Configurators) provide an easy-to-use, cost-effective configuration memory for programming Altera FLEX<sup>®</sup> devices. The AT17A series is packaged in the popular 20-pin PLCC. The AT17A Series family uses a simple serial-access procedure to configure one or more FPGA devices. The AT17A series organization supplies enough memory to configure one or multiple smaller FPGAs. Using a feature of the AT17A series, the user can select the polarity of the reset function by programming a special EEPROM byte. These devices also support a write protection mechanism within its programming mode.

The AT17A Series Configurators can be programmed with industry standard programmers, or Atmel's ATDH2200E Programming Kit.

### **Pin Configurations**



Note: 1. To order the 8-lead PDIP version refer to "FPGA Configuration EEPROM: 65K, 128K, and 256K" (doc #0391).



# FPGA Configuration EEPROM Memory

64K, 128K and 256K

Altera Pinout

AT17C65A AT17LV65A AT17C128A AT17LV128A AT17C256A AT17LV256A





#### **Block Diagram**



#### **Device Configuration**

The control signals for the configuration EEPROM—nCS, OE, and DCLK—interface directly with the FPGA device control signals. All FPGA devices can control the entire configuration process and retrieve data from the configuration EEPROM without requiring an external intelligent controller.

The configuration EEPROM device's OE and nCS pins together control the tri-state buffer on the DATA output pin and enable the address counter. When OE is driven Low, the configuration EEPROM resets its address counter and tri-states its DATA pin. The nCS pin also controls the output of the AT17A Series Configurator. If nCS is held High after the OE reset pulse, the counter is disabled and the DATA output pin is tri-stated. When nCS is subsequently driven Low, the counter and the DATA output pin are enabled. When OE is driven Low again, the address counter is reset and the DATA output pin is tri-stated, regardless of the state of nCS.

When the Configurator has driven out all of its data and nCASC is driven Low, the device tri-states the DATA pin to avoid contention with other Configurators. Upon power-up, the address counter is automatically reset.

This document discusses the EPF8K and EPF10K device interfaces. For more details or information on other Altera

applications, please reference the "AT17A Series Conversions from Altera FPGA Serial Configuration Memories" application note.

#### **FPGA Device Configuration**

FPGA devices can be configured with a low-density AT17A Series EEPROM (Figure 1). The AT17A Series device stores configuration data in its EEPROM array and clocks the data out serially according to an external clock source. The OE, nCS, and DCLK pins supply the control signals for the address counter and the output tri-state buffer. The AT17A Series device sends a serial bitstream of configuration data to its DATA pin, which is connected to the DATA0 input pin on the FPGA device.

When configuration data for an FPGA device exceeds the capacity of a single AT17A Series device, multiple AT17A Series devices can be serially linked together (Figure 2). When multiple AT17A Series devices are required, the nCASC and nCS pins provide handshaking between the cascaded EEPROMs.

Note: A single AT17C/LV65A may only be used at the end of a cascade chain or as a standalone device.

# AT17C/LV65A/128A/256A

The first AT17A Series Configurator (whose nCS input is directly driven by the FPGA) provides the first stream of data to the FPGA device during multi-device configuration. Once the first AT17A Series device finishes sending configuration data, it drives its nCASC pin Low, which drives the nCS pin of the second AT17A Series device to send configuration data to the FPGA.

If the nCS pin on the first AT17A Series device is driven High before all configuration data is transferred—or if nCS is not driven High after all configuration data is transferred—nSTATUS is driven Low, indicating a configuration error.

The low density AT17A Series Configuration EEPROMs are not designed to act as system masters (i.e. provide clock pulses on the serial bus to other devices). Clocking must be supplied by an FPGA device, a high-density AT17A Series device (Figure 2), or an external oscillator.





Notes: 1. 1.0 k $\Omega$  resistors used unless otherwise specified.

2. Reset polarity must be set active Low.





Notes: 1. 1.0 k $\Omega$  resistors used unless otherwise specified.

- 2. Reset polarity must be set active Low.
- RC filter recommended for input to nCONFIG to delay configuration (100 ms to 200 ms) until V<sub>CC</sub> is stable within its normal operating range. (nCONFIG can instead be connected to an active Low system reset signal).
- 4. Use of the READY pin is optional.





#### **AT17A Series Reset Polarity**

The AT17 Series Configurator allows the user to program the polarity of the OE pin as either RESET/OE or RESET/OE. This feature is supported by industry standard programmer algorithms. For more details on programming the EEPROMs reset polarity, please reference the "Programming Specification for Atmel's FPGA Configuration EEPROMs" application note.

#### **Programming Mode**

The programming mode is entered by bringing SER\_EN Low. In this mode the chip can be programmed by the 2-wire serial bus. The programming is done at VCC supply only. Programming super voltages are generated inside the chip. See the "Programming Specification for Atmel's Configuration EEPROM" application note for further information. The AT17CxxxA parts are read/write at 5V nominal. The AT17LVxxxA parts are read/write at 3.3V nominal.

#### **Standby Mode**

The AT17C/LV65A/128A/256A enters a low-power standby mode whenever nCS is asserted High. In this mode, the configurator consumes less than 75  $\mu$ A of current at 5.0V. The output remains in a high-impedance state regardless of the state of the OE input.

#### **Pin Configurations**

20 PLCC	8 DIP <sup>(1)</sup>			
Pin	Pin	Name	I/O	Description
2	1	DATA	I/O	Three-state DATA output for configuration. Open-collector bi-directional pin for programming.
4	2	DCLK	I	Clock input. Used to increment the internal address and bit counter for reading and programming.
8	3	OE	1	Output enable (active High) and reset (active Low) when SER_EN is High. A Low logic level resets the address counter. A High logic level (with nCS Low) enables DATA and permits the address counter to count. The logic polarity of OE is programmable and must be set active High (RESET active Low) by the user during programming for Altera applications.
		WP	I	Write Protect (WP) input (when nCS is Low) during programming only (i.e., when SER_EN is Low). When WP is Low, the entire memory can be written. When WP is enabled (High), the lowest block of the memory cannot be written. This function is not available during FPGA loading operations. Please refer to the "Programming Specification" application note for more details.
9	4	nCS	I	Chip select input (active Low). A Low input (with OE active) allows DCLK to increment the address counter and enables DATA to drive out. A High level on nCS disables both the address and bit counters and forces the device into a low-power standby mode. Note that this pin will <u>not</u> enable/disable the device in the 2-wire Serial Programming Mode (i.e., when SER_EN is Low).
10	5	GND		Ground pin. A 0.2 $\mu F$ decoupling capacitor should be placed between the VCC and GND pins.
12	6	nCASC	0	Cascade select output (active Low). This output goes Low when the address counter has reached its maximum value. In a daisy-chain of AT17A series devices, the nCASC pin of one device must be connected to the nCS input pin of the next device in the chain. It will stay Low as long as nCS is Low and OE is High. It will then follow nCS until OE goes Low, thereafter, nCASC will stay High until the entire EEPROM is read again.
		A2	I	Device selection input, A2. This is used to enable (or select) the device during programming (i.e., when SER_EN is Low; please refer to the "Programming Specification" application note for more details).
18	7	SER_EN	I	Serial enable must be held High during FPGA loading operations. Bringing SER_EN Low enables the 2-wire Serial Programming Mode.
20	8	VCC		+3.3V/+5V Power Supply Pin.

Note: 1. To order the 8-lead PDIP version refer to "FPGA Configuration EEPROM Memory: 64K, 128K and 256K" (doc.# 0391).

#### **Absolute Maximum Ratings\***

Operating Temperature55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground0.1V to $V_{\rm CC}$ +0.5V
Supply Voltage (V $_{\rm CC}$ )0.5V to +7.0V
Maximum Soldering Temp. (10 sec. @ 1/16 in.)260°C
ESD (R <sub>ZAP</sub> = 1.5K, C <sub>ZAP</sub> = 100 pF)

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those listed under operating conditions is not implied. Exposure to Absolute Maximum Rating conditions for extended periods of time may affect device reliability.





## **Operating Conditions**

			AT17CxxxA	AT17LVxxxA	
Symbol	Description		Min/Max	Min/Max	Units
V <sub>cc</sub>	Commercial	Supply voltage relative to GND -0°C to +70°C	4.75/5.25	3.0/3.6	V
	Industrial	Supply voltage relative to GND -40°C to +85C°	4.5/5.5	3.0/3.6	V
	Military	Supply voltage relative to GND -55°C to +125°C	4.5/5.5	3.0/3.6	V

#### **DC Characteristics**

 $V_{CC}$  = 5V ± 5% Commercial / 5V ± 10% Ind./Mil.

Symbol	Description	Min	Max	Units	
V <sub>IH</sub>	High-level input voltage		2.0	V <sub>CC</sub>	V
V <sub>IL</sub>	Low-level input voltage		0	0.8	V
V <sub>OH</sub>	High-level output voltage (I <sub>OH</sub> = -4 mA)	Commoroial	3.7		V
V <sub>OL</sub>	Low-level output voltage ( $I_{OL} = +4 \text{ mA}$ )	Commercial		0.32	V
V <sub>OH</sub>	High-level output voltage (I <sub>OH</sub> = -4 mA)	Industrial	3.6		V
V <sub>OL</sub>	Low-level output voltage ( $I_{OL} = +4 \text{ mA}$ )	Industrial		0.37	V
V <sub>OH</sub>	High-level output voltage (I <sub>OH</sub> = -4 mA)	Militory	3.5		V
V <sub>OL</sub>	Low-level output voltage (I <sub>OL</sub> = +4 mA)	Military		0.4	V
I <sub>CCA</sub>	Supply current, active mode				mA
IL	Input or output leakage current (V <sub>IN</sub> = V <sub>CC</sub> or GND)		-10	10	μA
	Supply surrent standby mode	Commercial		75	μA
I <sub>CCS</sub>	Supply current, standby mode	Industrial/Military		150	μA

## **DC Characteristics**

 $V_{\rm CC} = 3.3V \pm 10\%$ 

Symbol	Description			Max	Units
V <sub>IH</sub>	High-level input voltage		2.0	V <sub>CC</sub>	V
V <sub>IL</sub>	Low-level input voltage		0	0.8	V
V <sub>OH</sub>	High-level output voltage (I <sub>OH</sub> = -2.5 mA)	O a mana si a l	2.4		V
V <sub>OL</sub>	Low-level output voltage (I <sub>OL</sub> = +3 mA)	Commercial		0.4	V
V <sub>OH</sub>	High-level output voltage (I <sub>OH</sub> = -2 mA)		2.4		V
V <sub>OL</sub>	Low-level output voltage (I <sub>OL</sub> = +3 mA)	Industrial		0.4	V
V <sub>OH</sub>	High-level output voltage (I <sub>OH</sub> = -2 mA)	Militan	2.4		V
V <sub>OL</sub>	Low-level output voltage ( $I_{OL}$ = +2.5 mA)	Military		0.4	V
I <sub>CCA</sub>	Supply current, active mode			5	mA
I <sub>L</sub>	Input or output leakage current ( $V_{IN} = V_{CC}$ or GND)		-10	10	μA
I <sub>CCS</sub>	Supply current, standby mode Commercial Industrial/Military			50	μA
				100	μA





#### **AC Characteristics**



## **AC Characteristics When Cascading**



#### AC Characteristics for AT17C65A/128A

 $V_{CC} = 5V \pm 5\%$  Commercial /  $V_{CC} = 5V \pm 10\%$  Ind./Mil.

		Commercial		Industrial/Military <sup>(1)</sup>			
Symbol	Description	Min	Max	Min	Max	Units	
$T_{OE}^{(2)}$	OE to Data Delay		30		35	ns	
T <sub>CE</sub> <sup>(2)</sup>	nCS to Data Delay		50		50	ns	
T <sub>CAC</sub> <sup>(2)</sup>	DCLK to Data Delay		50		55	ns	
Т <sub>он</sub>	Data Hold From nCS, OE, or DCLK	0		0		ns	
T <sub>DF</sub> <sup>(3)</sup>	nCS or OE to Data Float Delay		50		50	ns	
T <sub>LC</sub>	DCLK Low Time	30		35		ns	
T <sub>HC</sub>	DCLK High Time	30		35		ns	
T <sub>SCE</sub>	nCS Setup Time to DCLK (to guarantee proper counting)	45		50		ns	
T <sub>HCE</sub>	nCS Hold Time from DCLK (to guarantee proper counting)	0		0		ns	
T <sub>HOE</sub>	OE Low Time (guarantees counter is reset)	25		25		ns	
F <sub>MAX</sub>	MAX Input Clock Frequency	12.5		12.5		MHz	

#### AC Characteristics for AT17C128A When Cascading

 $V_{CC}$  = 5V ± 5% Commercial /  $V_{CC}$  = 5V ± 10% Ind./Mil.

		Commercial		Industrial/Military <sup>(1)</sup>		
Symbol	Description	Min	Max	Min	Max	Units
T <sub>CDF</sub> <sup>(3)</sup>	DCLK to Data Float Delay		50		50	ns
T <sub>OCK</sub> <sup>(2)</sup>	DCLK to nCASC Delay		55		60	ns
T <sub>OCE</sub> <sup>(2)</sup>	nCS to nCASC Delay		55		60	ns
T <sub>OE</sub> <sup>(2)</sup>	OE to nCASC Delay		40		45	ns
F <sub>MAX</sub>	MAX Input Clock Frequency	8		8		MHz

Notes: 1. Preliminary specifications for military operating range only.

2. AC test load = 50 pF.

3. Float delays are measured with 5 pF AC loads. Transition is measured ±200 mV from steady-state active levels.





#### AC Characteristics for AT17C256A

 $V_{CC}$  = 5V ± 5% Commercial /  $V_{CC}$  = 5V ± 10% Ind./Mil

		Commercial		Industrial/Military <sup>(1)</sup>		
Symbol	Description	Min	Max	Min	Max	Units
$T_{OE}^{(2)}$	OE to Data Delay		30		35	ns
$T_{CE}^{(2)}$	nCS to Data Delay		45		45	ns
T <sub>CAC</sub> <sup>(2)</sup>	DCLK to Data Delay		50		55	ns
Т <sub>он</sub>	Data Hold From nCS, OE, or DCLK	0		0		ns
$T_{DF}^{(3)}$	nCS or OE to Data Float Delay		50		50	ns
T <sub>LC</sub>	DCLK Low Time	20		20		ns
T <sub>HC</sub>	DCLK High Time	20		20		ns
T <sub>SCE</sub>	nCS Setup Time to DCLK (to guarantee proper counting)	35		40		ns
T <sub>HCE</sub>	nCS Hold Time from DCLK (to guarantee proper counting)	0		0		ns
T <sub>HOE</sub>	OE Low Time (guarantees counter is reset)	20		20		ns
F <sub>MAX</sub>	MAX Input Clock Frequency	12.5		12.5		MHz

#### AC Characteristics for AT17C256A When Cascading

 $V_{CC}$  = 5V ± 5% Commercial /  $V_{CC}$  = 5V ± 10% Ind./Mil

		Commercial		Industrial/Military <sup>(1)</sup>		
Symbol	Description	Min	Max	Min	Max	Units
T <sub>CDF</sub> <sup>(3)</sup>	DCLK to Data Float Delay		50		50	ns
T <sub>OCK</sub> <sup>(2)</sup>	DCLK to nCASC Delay		35		40	ns
T <sub>OCE</sub> <sup>(2)</sup>	nCS to nCASC Delay		35		35	ns
T <sub>OOE</sub> <sup>(2)</sup>	OE to nCASC Delay		30		35	ns
F <sub>MAX</sub>	MAX Input Clock Frequency	10		10		MHz

Notes: 1. Preliminary specifications for military operating range only.

2. AC test load = 50 pF.

3. Float delays are measured with 5 pF AC loads. Transition is measured ±200 mV from steady-state active levels.

#### AC Characteristics for AT17LV65A/128A/256A

 $V_{\rm CC} = 3.3V \pm 10\%$ 

		Comr	Commercial		Industrial/Military <sup>(1)</sup>	
Symbol	Description	Min	Max	Min	Max	Units
$T_{OE}^{(2)}$	OE to Data Delay		50		55	ns
$T_{CE}^{(2)}$	nCS to Data Delay		60		60	ns
T <sub>CAC</sub> <sup>(2)</sup>	DCLK to Data Delay		75		80	ns
Т <sub>он</sub>	Data Hold From nCS, OE, or DCLK	0		0		ns
$T_{DF}^{(3)}$	nCS or OE to Data Float Delay		55		55	ns
T <sub>LC</sub>	DCLK Low Time	25		25		ns
T <sub>HC</sub>	DCLK High Time	25		25		ns
T <sub>SCE</sub>	nCS Setup Time to DCLK (to guarantee proper counting)	35		60		ns
T <sub>HCE</sub>	nCS Hold Time from CLK (to guarantee proper counting)	0		0		ns
T <sub>HOE</sub>	OE Low Time (guarantees counter is reset)	25		25		ns
F <sub>MAX</sub>	MAX Input Clock Frequency	10		10		MHz

#### AC Characteristics for AT17LV128A/256A When Cascading

 $V_{CC} = 3.3V \pm 10\%$ 

		Comr	Commercial		Industrial/Military <sup>(1)</sup>	
Symbol	Description	Min	Max	Min	Max	Units
$T_{CDF}^{(3)}$	DCLK to Data Float Delay		60		60	ns
T <sub>OCK</sub> <sup>(2)</sup>	DCLK to nCASC Delay		55		60	ns
T <sub>OCE</sub> <sup>(2)</sup>	nCS to nCASC Delay		55		60	ns
T <sub>OOE</sub> <sup>(2)</sup>	OE to nCASC Delay		40		45	ns
F <sub>MAX</sub>	MAX Input Clock Frequency	8		8		MHz

Notes: 1. Preliminary specifications for military operating range only.

2. AC test lead = 50 pF.

3. Float delays are measured with 5 pF AC loads. Transition is measured ±200 mV from steady-state active levels.





### **Ordering Information - 5V Devices**

Memory Size	Ordering Code	Package	Operation Range
64K	AT17C65A-10JC	20J	Commercial (0°C to 70°C)
	AT17C65A-10JI	20J	Industrial (-40°C to 85°C)
128K	AT17C128A-10JC	20J	Commercial (0°C to 70°C)
	AT17C128A-10JI	20J	Industrial (-40°C to 85°C)
256K	AT17C256A-10JC	20J	Commercial (0°C to 70°C)
	AT17C256A-10JI	20J	Industrial (-40°C to 85°C)

## **Ordering Information - 3.3V Devices**

Memory Size	Ordering Code	Package	Operation Range
64K	AT17LV65A-10JC	20J	Commercial (0°C to 70°C)
	AT17LV65A-10JI	20J	Industrial (-40°C to 85°C)
128K	AT17LV128A-10JC	20J	Commercial (0°C to 70°C)
	AT17LV128A-10JI	20J	Industrial (-40°C to 85°C)
256K	AT17LV256A-10JC	20J	Commercial (0°C to 70°C)
	AT17LV256A-10JI	20J	Industrial (-40°C to 85°C)

Notes: 1. Use 64K density parts to replace Altera EPC1064.

2. Use 256K density parts to replace Altera EPC1213.

Package Type		
20J	20-lead, Plastic J-leaded Chip Carrier (PLCC)	



#### **Packaging Information**





#### **Atmel Headquarters**

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL (408) 441-0311 FAX (408) 487-2600

Europe

Atmel U.K., Ltd. Coliseum Business Centre Riverside Way Camberley, Surrey GU15 3YL England TEL (44) 1276-686-677 FAX (44) 1276-686-697

#### Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

#### Japan

Átmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

# *Application Support Hotline:* 1-(408) 436-4119

*e-mail:* configurator@atmel.com

*FAQ:* Accessible from Web Site

#### **Atmel Operations**

Atmel Colorado Springs 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759

Atmel Rousset Zone Industrielle 13106 Rousset Cedex France TEL (33) 4-4253-6000 FAX (33) 4-4253-6001

## *Fax-on-Demand* North America:

1-(800) 292-8635 International: 1-(408) 441-0732

*e-mail* literature@atmel.com

Web Site http://www.atmel.com

BBS 1-(408) 436-4309

#### © Atmel Corporation 1999.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Marks bearing <sup>®</sup> and/or <sup>™</sup> are registered trademarks and trademarks of Atmel Corporation.

Terms and product names in this document may be trademarks of others.

