Features

- EE Programmable 65,536 x 1-, 131,072 x 1-, 262,144 x 1-, 524,288 x 1-, 1,048,576 x 1- and 2,097,152 x 1-bit Serial Memories Designed to Store Configuration Programs for Altera FLEX[®] and APEX FPGAs (Device Selection Guide Included)
- Available as a 3.3V (±10%) and 5.0V (±5% Commercial, ±10% Industrial) Version
- In-System Programmable (ISP) via 2-wire Bus
- Simple Interface to SRAM FPGAs
- Compatible with Atmel AT6000, AT40K and AT94K Devices, Altera FLEX[®], APEX[™] Devices, Lucent ORCA[®] FPGAs, Xilinx XC3000[™], XC4000[™], XC5200[™], Spartan[®], Virtex[®] FPGAs, Motorola MPA1000 FPGAs
- Cascadable Read-back to Support Additional Configurations or Higher-density Arrays
- Very Low-power CMOS EEPROM Process
- Programmable Reset Polarity
- Available 8-lead PDIP, 20-lead PLCC and 32-lead TQFP Packages (Pin Compatible Across Product Family)
- Emulation of Atmel's AT24CXXX Serial EEPROMs
- Low-power Standby Mode
- High-reliability
 - Endurance: 100,000 Write Cycles
 - Data Retention: 90 Years for Industrial Parts (at 85°C) and 190 Years for Commercial Parts (at 70°C)

Description

The AT17A series FPGA configuration EEPROMs (Configurators) provide an easy-touse, cost-effective configuration memory for Field Programmable Gate Arrays. The AT17A series device is packaged in the 8-lead PDIP⁽¹⁾, 20-lead PLCC and 32-lead TQFP, see Table 1. The AT17A series configurator uses a simple serial-access procedure to configure one or more FPGA devices. The user can select the polarity of the reset function by programming four EEPROM bytes.These devices also support a write-protection mechanism within its programming mode.

Note: 1. The 8-lead LAP, PDIP and SOIC packages for the AT17LV65A/128A/256A do not have an A label. However, the 8-lead packages are pin compatible with the 8-lead package of Altera's EEPROMs, refer to the AT17LV65/128/256/512/010/002/040 datasheet available on the Atmel web site for more information.

The AT17A series configurators can be programmed with industry-standard programmers, Atmel's ATDH2200E Programming Kit or Atmel's ATDH2225 ISP Cable.

Package	AT17LV65A/ AT17LV128A/ AT17LV256A	AT17LV512A	T17LV512A AT17LV010A				
8-lead PDIP	Yes	Yes	Yes	_			
20-lead PLCC	Yes	Yes	Yes	Yes			
32-lead TQFP	_	_	Yes	Yes			

Table 1. AT17A Series Packages



FPGA Configuration EEPROM Memory

AT17LV65A AT17LV128A AT17LV256A AT17LV512A AT17LV010A AT17LV010A

3.3V and 5V System Support

Rev. 2322D-CNFG-07/02





Pin Configuration



Notes: 1. This pin is only available on AT17LV65A/128A/256A devices.

- 2. This pin is only available on AT17LV512A/010A/002A devices.
- 3. This pin is only available on AT17LV010A/002A devices.

² AT17LV65A/128A/256A/512A/002A

Block Diagram



- Notes: 1. This pin is only available on AT17LV65A/128A/256A devices.
 - 2. This pin is only available on AT17LV512A/010A/002A devices.





Device Description

The control signals for the configuration EEPROM (nCS, RESET/OE and DCLK) interface directly with the FPGA device control signals. All FPGA devices can control the entire configuration process and retrieve data from the configuration EEPROM without requiring an external controller.

The configuration EEPROM's RESET/ \overline{OE} and nCS pins control the tri-state buffer on the DATA output pin and enable the address counter and the oscillator. When RESET/ \overline{OE} is driven Low, the configuration EEPROM resets its address counter and tri-states its DATA pin. The nCS pin also controls the output of the AT17A series configurator. If nCS is held High after the RESET/ \overline{OE} pulse, the counter is disabled and the DATA output pin is tri-stated. When nCS is driven subsequently Low, the counter and the DATA output pin are enabled. When RESET/ \overline{OE} is driven Low again, the address counter is reset and the DATA output pin is tri-stated output pin is tri-stated. When RESET/ \overline{OE} is driven Low again, the address counter is reset and the DATA output pin is tri-stated.

When the configurator has driven out all of its data and nCASC is driven Low, the device tri-states the DATA pin to avoid contention with other configurators. Upon power-up, the address counter is automatically reset.

This is the default setting for the device. Since almost all FPGAs use RESET Low and OE High, this document will describe RESET/OE.

Pin Description

		AT17LV65A/ AT17LV128A/ AT17LV256A		AT17LV512A/ AT17LV010A		AT17L	V002A
Name	I/O	20 PLCC	8 PDIP	20 PLCC	32 TQFP	20 PLCC	32 TQFP
DATA	I/O	2	1	2	31	2	31
DCLK	I	4	2	4	2	4	2
WP1	I	_	_	5	4	5	4
RESET/OE	I	8	3	8	7	8	7
nCS	I	9	4	9	10	9	10
GND		10	5	10	12	10	12
nCASC	0	10		10		10	
A2	I	12	6	12	15	12	15
READY	0	-	-	15	20	15	20
SER_EN	I	18	7	18	23	18	23
V _{CC}		20	8	20	27	20	27

DATA

Three-state DATA output for configuration. Open-collector bi-directional pin for programming.

DCLK Clock output or clock input. Rising edges on DCLK increment the internal address counter and present the next bit of data to the DATA pin. The counter is incremented only if the RESET/OE input is held High, the nCS input is held Low, and all configuration data has not been transferred to the target device (otherwise, as the master device, the DCLK pin drives Low).

WP1 WRITE PROTECT (1). This pin is used to protect portions of memory during programming, and it is disabled by default due to internal pull-down resistor. This input pin is not used during FPGA loading operations. This pin is only available on AT17LV512A/010A/002A devices.

RESET/OE Output Enable (active High) and RESET (active Low) when SER_EN is High. A Low logic level resets the address counter. A High logic level (with nCS Low) enables DATA and permits the address counter to count. In the mode, if this pin is Low (reset), the internal oscillator becomes inactive and DCLK drives Low. The logic polarity of this input is programmable and must be programmed active High (RESET active Low) by the user during programming for Altera applications.

WP Write protect (WP) input (when nCS is Low) during programming only (SER_EN Low). When WP is Low, the entire memory can be written. When WP is enabled (High), the lowest block of the memory cannot be written. This pin is only available on AT17LV65A/128A/256A devices.





nCS	Chip Select input (active Low). A Low input (with OE High) allows DCLK to increment the address counter and enables DATA to drive out. If the AT17A series is reset with nCS Low, the device initializes as the first (and master) device in a daisy-chain. If the AT17A series is reset with nCS High, the device initializes as a subsequent AT17A series device in the chain.
GND	Ground pin. A 0.2 μF decoupling capacitor between V_{CC} and GND is recommended.
nCASC	Cascade Select Output (active Low). This output goes Low when the address counter has reached its maximum value. In a daisy-chain of AT17A series devices, the nCASC pin of one device is usually connected to the nCS input pin of the next device in the chain, which permits DCLK from the master configurator to clock data from a subsequent AT17A series device in the chain.
A2	Device selection input, A2. This is used to enable (or select) the device during program- ming (i.e., when SER_EN is Low). A2 has an internal pull-down resistor.
READY	Open collector reset state indicator. Driven Low during power-on reset cycle, released when power-up is complete. (recommended 4.7 k Ω pull-up on this pin if used).
SER_EN	Serial enable must be held High during FPGA loading operations. Bringing $\overline{SER_EN}$ Low enables the 2-wire Serial Programming Mode. For non-ISP applications, $\overline{SER_EN}$ should be tied to V _{CC} .
V _{cc}	3.3V (\pm 10%) and 5.0V (\pm 5% Commercial, \pm 10% Industrial) power supply pin.

AT17LV65A/128A/256A/512A/002A

FPGA Master Serial Mode Summary	The I/O and logic functions of any SRAM-based FPGA are established by a configura- tion program. The program is loaded either automatically upon power-up, or on command, depending on the state of the FPGA mode pins. In Master mode, the FPGA automatically loads the configuration program from an external memory. The AT17A Serial Configuration EEPROM has been designed for compatibility with the Master Serial mode. This document discusses the Altera FLEX FPGA device interfaces
Control of Configuration	 Most connections between the FPGA device and the AT17A Serial EEPROM are simple and self-explanatory. The DATA output of the AT17A series configurator drives DIN of the FPGA devices. The master FPGA DCLK output or external clock source drives the DCLK input of the AT17A series configurator. The nCASC output of any AT17A series configurator drives the nCS input of the next configurator in a cascaded chain of EEPROMs. SER_EN must be connected to V_{CC} (except during ISP).
Cascading Serial Configuration EEPROMs	For multiple FPGAs configured as a daisy-chain, or for FPGAs requiring larger configu- ration memories, cascaded configurators provide additional memory. After the last bit from the first configurator is read, the next clock signal to the configura- tor asserts its nCASC output low and disables its DATA line driver. The second configurator recognizes the low level on its nCS input and enables its DATA output. After configuration is complete, the address counters of all cascaded configurators are reset if the RESET/OE on each configurator is driven to a Low level. If the address counters are not to be reset upon completion, then the RESET/OE input can be tied to a High level.
AT17A Series Reset Polarity	The AT17A series configurator allows the user to program the polarity of the RESET/OE pin as either RESET/OE or RESET/OE. This feature is supported by industry-standard programmer algorithms.
Programming Mode	The programming mode is entered by bringing $\overline{\text{SER}_{EN}}$ Low. In this mode the chip can be programmed by the 2-wire serial bus. The programming is done at V _{CC} supply only. Programming super voltages are generated inside the chip.
Standby Mode	The AT17LV65A/128A/256A enters a low-power standby mode whenever nCS is asserted High. In this mode, the configurator consumes less than 50 μ A of current at 3.3V (100 μ A for the AT17LV512A/010A/002A). The output remains in a high-impedance state regardless of the state of the RESET/OE input.





Absolute Maximum Ratings*

Operating Temperature40°C to +85°C
Storage Temperature
Voltage on Any Pin with Respect to Ground0.1V to $\rm V_{\rm CC}$ +0.5V
Supply Voltage (V _{CC})0.5V to +7.0V
Maximum Soldering Temp. (10 sec. @ 1/16 in.)
ESD (R _{ZAP} = 1.5K, C _{ZAP} = 100 pF)

*NOTICE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those listed under operating conditions is not implied. Exposure to Absolute Maximum Rating conditions for extended periods of time may affect device reliability.

Operating Conditions

			3.	.3V	5		
Symbol	Description		Min	Max	Min	Max	Units
N	Commercial	Supply voltage relative to GND -0°C to +70°C	3.0	3.6	4.75	5.25	v
V _{cc}	Industrial	Supply voltage relative to GND -40°C to +85°C	3.0	3.6	4.5	5.5	V

DC Characteristics

 $V_{CC} = 3.3V \pm 10\%$

			AT17LV65A/ AT17LV128A/ AT17LV256A		AT17LV512A/ AT17LV010A		AT17L		
Symbol	Description		Min	Max	Min	Мах	Min	Max	Units
V _{IH}	High-level Input Voltage		2.0	V _{cc}	2.0	V _{cc}	2.0	V _{cc}	V
V _{IL}	Low-level Input Voltage		0	0.8	0	0.8	0	0.8	V
V _{OH}	High-level Output Voltage (I _{OH} = -2.5 mA)		2.4		2.4		2.4		V
V _{OL}	Low-level Output Voltage (I _{OL} = +3 mA)	Commercial		0.4		0.4		0.4	V
V _{OH}	High-level Output Voltage (I _{OH} = -2 mA)	la desatada l	2.4		2.4		2.4		V
V _{OL}	Low-level Output Voltage (I _{OL} = +3 mA)	Industrial		0.4		0.4		0.4	V
I _{CCA}	Supply Current, Active Mode			5		5		5	mA
IL	Input or Output Leakage Current ($V_{IN} = V_{CC}$	or GND)	-10	10	-10	10	-10	10	μA
		Commercial		50		100		150	μA
I _{CCS}	Supply Current, Standby Mode Industrial			100		100		150	μA

DC Characteristics

 V_{CC} = 5V \pm 5% Commercial; V_{CC} = 5V \pm 10% Industrial

			AT17LV65A/ AT17LV128A/ AT17LV256A		AT17LV512A/ AT17LV010A		AT17LV002A		
Symbol	Description		Min	Max	Min	Max	Min	Max	Units
V _{IH}	High-level Input Voltage		2.0	V _{cc}	2.0	V _{cc}	2.0	V _{cc}	V
V _{IL}	Low-level Input Voltage		0	0.8	0	0.8	0	0.8	V
V _{OH}	High-level Output Voltage (I _{OH} = -2.5 mA)		3.7		3.86		3.86		V
V _{OL}	Low-level Output Voltage (I _{OL} = +3 mA)	Commercial		0.32		0.32		0.32	V
V _{OH}	High-level Output Voltage (I _{OH} = -2 mA)		3.6		3.76		3.76		V
V _{OL}	Low-level Output Voltage (I _{OL} = +3 mA)	Industrial		0.37		0.37		0.37	V
I _{CCA}	Supply Current, Active Mode			10		10		10	mA
I _L	Input or Output Leakage Current ($V_{IN} = V_{CC}$	or GND)	-10	10	-10	10	-10	10	μA
I _{CCS1} Supply Current, Standby Mod		Commercial		75		200		350	μA
	Supply Current, Standby Mode	Industrial		150		200		350	μA





AC Characteristics



AC Characteristics when Cascading



AC Characteristics

 $V_{CC} = 3.3V \pm 10\%$

		A	17LV65A	/128A/25	6A	AT)2A				
		Commercial		Industrial		Commercial		Industrial			
Symbol	Description	Min	Max	Min	Мах	Min	Max	Min	Max	Units	
T _{OE} ⁽¹⁾	OE to Data Delay		50		55		50		55	ns	
T _{CE} ⁽¹⁾	CE to Data Delay		60		60		55		60	ns	
T _{CAC} ⁽¹⁾	CLK to Data Delay		75		80		55		60	ns	
Т _{ОН}	Data Hold from CE, OE, or CLK	0		0		0		0		ns	
T _{DF} ⁽²⁾	CE or OE to Data Float Delay		55		55		50		50	ns	
T _{LC}	CLK Low Time	25		25		25		25		ns	
T _{HC}	CLK High Time	25		25		25		25		ns	
T _{SCE}	CE Setup Time to CLK (to guarantee proper counting)	35		60		30		35		ns	
T _{HCE}	CE Hold Time from CLK (to guarantee proper counting)	0		0		0		0		ns	
T _{HOE}	OE High Time (guarantees counter is reset)	25		25		25		25		ns	
F _{MAX}	Maximum Input Clock Frequency	10		10		15		10		MHz	

Notes: 1. AC test lead = 50 pF.

2. Float delays are measured with 5 pF AC loads. Transition is measured \pm 200 mV from steady-state active levels.

AC Characteristics when Cascading

 $V_{CC}=3.3V\pm10\%$

		AT17LV65A/128A/256A			6A	AT				
		Commercial		Industrial		Commercial		Industrial		
Symbol	Description	Min	Max	Min	Max	Min	Max	Min	Мах	Units
T _{CDF} ⁽²⁾	CLK to Data Float Delay		60		60		50		50	ns
T _{OCK} ⁽¹⁾	CLK to CEO Delay		55		60		50		55	ns
T _{OCE} ⁽¹⁾	CE to CEO Delay		55		60		35		40	ns
T _{OOE} ⁽¹⁾	RESET/OE to CEO Delay		40		45		35		35	ns
F _{MAX}	Maximum Input Clock Frequency	8		8		12.5		10		MHz

Notes: 1. AC test lead = 50 pF.

2. Float delays are measured with 5 pF AC loads. Transition is measured ± 200 mV from steady-state active levels.





AC Characteristics

		AT	17LV65A	/128 A /25	6A	AT	17LV512	4/010A/0	02A	
		Commercial		Industrial		Commercial		Industrial		
Symbol	Description	Min	Max	Min	Max	Min	Max	Min	Max	Units
T _{OE} ⁽¹⁾	OE to Data Delay		30		35		30		35	ns
T _{CE} ⁽¹⁾	CE to Data Delay		45		45		45		45	ns
T _{CAC} ⁽¹⁾	CLK to Data Delay		50		55		50		50	ns
Т _{ОН}	Data Hold from \overline{CE} , OE, or CLK	0		0		0		0		ns
T _{DF} ⁽²⁾	CE or OE to Data Float Delay		50		50		50		50	ns
T _{LC}	CLK Low Time	20		20		20		20		ns
T _{HC}	CLK High Time	20		20		20		20		ns
T _{SCE}	CE Setup Time to CLK (to guarantee proper counting)	35		40		20		25		ns
T _{HCE}	CE Hold Time from CLK (to guarantee proper counting)	0		0		0		0		ns
T _{HOE}	OE High Time (guarantees counter is reset)	20		20		20		20		ns
F _{MAX}	Maximum Input Clock Frequency	12.5		12.5		15		15		MHz

 $V_{CC} = 5V \pm 5\%$ Commercial; $V_{CC} = 5V \pm 10\%$ Industrial

Notes: 1. AC test lead = 50 pF.

2. Float delays are measured with 5 pF AC loads. Transition is measured \pm 200 mV from steady-state active levels.

AC Characteristics when Cascading

 V_{CC} = 5V \pm 5% Commercial; V_{CC} = 5V \pm 10% Industrial

		AT	AT17LV65A/128A/256A				AT17LV512A/010A/002A				
		Commercial		Industrial		Commercial		Industrial			
Symbol	Description	Min	Мах	Min	Мах	Min	Мах	Min	Max	Units	
T _{CDF} ⁽²⁾	CLK to Data Float Delay		50		50		50		50	ns	
T _{OCK} ⁽¹⁾	CLK to CEO Delay		35		40		35		40	ns	
T _{OCE} ⁽¹⁾	CE to CEO Delay		35		35		35		35	ns	
T _{OOE} ⁽¹⁾	RESET/OE to CEO Delay		30		35		30		30	ns	
F _{MAX}	Maximum Input Clock Frequency	10		10		12.5		12.5		MHz	

Notes: 1. AC test lead = 50 pF.

2. Float delays are measured with 5 pF AC loads. Transition is measured \pm 200 mV from steady-state active levels.

Packag	е Туре		AT17LV65A/ AT17LV128A/ AT17LV256A	AT17LV512A/ AT17LV010A	AT17LV002A
000	Plastia Dual Inlina Paakaga (PDIP)	θ _{JC} [°C/W]		37	
8P3	Plastic Dual Inline Package (PDIP)	$\theta_{JA} [^{\circ}C/W]^{(2)}$		107	
001	Plastic Looded Chip Corrier (PLCC)	θ _{JC} [°C/W]	35	35	35
20J	Plastic Leaded Chip Carrier (PLCC)	$\theta_{JA} [^{\circ}C/W]^{(2)}$	90	90	90
204	Thin Plastic Quad Flat Package	θ _{JC} [°C/W]			
32A	(TQFP)	$\theta_{JA} [^{\circ}C/W]^{(2)}$			
441	Plastic Looded Chip Corrier (PLCC)	θ _{JC} [°C/W]	-	_	15
44J	Plastic Leaded Chip Carrier (PLCC)	$\theta_{JA} [^{\circ}C/W]^{(2)}$	_	_	50

Thermal Resistance Coefficients⁽¹⁾

Notes: 1. For more information refer to the "Thermal Characteristics of Atmel's Packages", available on the Atmel web site. 2. Airflow = 0 ft/min.





Figure 1. Ordering Code⁽¹⁾

		A	T17LV	<u>/65/</u>	A-10PC			
Voltage	Size ((Bits)	Speci	al Pi	nouts	Ра	ckage	Temperature
3.3V Nominal to	65	= 65K	А	= A	ltera	Ρ	= 8P3	C = Commercial
5V Nominal	128	= 128K	Blank		ilinx/Atmel/ ther	J	= 20J	I = Industrial
	256	= 256K		0	ulei	Α	= 32A	
	512	= 512K						
	010	= 1M						
	002	= 2M						

Note: 1. The 8-lead LAP and SOIC packages for the AT17LV65A/128A/256A do not have an A label. However, the 8-lead packages are pin compatible with the 8-lead package of Altera's EEPROMs, refer to the AT17LV65/128/256/512/010/002/040 datasheet available on the Atmel web site for more information.

	Package Type
8P3	8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)
20J	20-lead, Plastic J-leaded Chip Carrier (PLCC)
32A	32-lead, Thin (1.0 mm) Plastic Quad Flat Package Carrier (TQFP)

14 AT17LV65A/128A/256A/512A/002A

Ordering Information⁽¹⁾

Memory Size	Ordering Code	Package	Operation Range
64-Kbit ⁽²⁾⁽⁷⁾	AT17LV65A-10JC	20J	Commercial
			(0°C to 70°C)
	AT17LV65A-10JI	20J	Industrial
			(-40°C to 85°C)
128-Kbit ⁽⁷⁾	AT17LV128A-10JC	20J	Commercial
			(0°C to 70°C)
	AT17LV128A-10JI	20J	Industrial
			(-40°C to 85°C)
256-Kbit ⁽³⁾⁽⁷⁾	AT17LV256A-10JC	20J	Commercial
			(0°C to 70°C)
	AT17LV256A-10JI	20J	Industrial
			(-40°C to 85°C)
512-Kbit ⁽⁴⁾⁽⁷⁾	AT17LV512A-10PC	8P3	Commercial
	AT17LV512A-10JC	20J	(0°C to 70°C)
	AT17LV512A-10PI	8P3	Industrial
	AT17LV512A-10JI	20J	(-40°C to 85°C)
1-Mbit ⁽⁵⁾⁽⁷⁾	AT17LV010A-10PC	8P3	Commercial
	AT17LV010A-10JC	20J	(0°C to 70°C)
	AT17LV010A-10QC	32A	
	AT17LV010A-10PI	8P3	Industrial
	AT17LV010A-10JI	20J	(-40°C to 85°C)
	AT17LV010A-10QI	32A	
2-Mbit ⁽⁶⁾⁽⁷⁾	AT17LV002A-10JC	20J	Commercial
	AT17LV002A-10QC	32A	(0°C to 70°C)
	AT17LV002A-10JI	20J	Industrial
	AT17LV002A-10QI	32A	(-40°C to 85°C)

Notes: 1. Currently, there are two types of low-density configurators. The new version will be identified by a "B" after the datacode. The "B" version is fully backward-compatible with the original devices so existing customers will not be affected. The new parts no longer require a MUX for ISP. See programming specification for more details.

- 2. Use 64-Kbit density parts to replace Altera EPC1064.
- 3. Use 256-Kbit density parts to replace Altera EPC1213.
- 4. Use 512-Kbit density parts to replace Altera EPC1441.
- 5. Use 1-Mbit density parts to replace Altera EPC1
- 6. Use 2-Mbit density parts to replace Altera EPC2. Atmel AT17LV002A devices do not support JTAG programming; Atmel AT17LV002A devices use a 2-wire serial interface for in-system programming.
- 7. For operating voltage of 5V \pm 10%, please refer to the 5V \pm 10% AC and DC Characteristics.





Packaging Information

8P3 – PDIP



¹⁶ AT17LV65A/128A/256A/512A/002A

20J – PLCC







32A – TQFP





Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

Microcontrollers 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743 **RF**/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany TEL (49) 71-31-67-0 FAX (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80

Atmel Programmable SLI Hotline (408) 436-4119

Atmel Programmable SLI e-mail configurator@atmel.com

FAQ Available on web site

© Atmel Corporation 2002.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Atmel[®] is the registered trademark of Atmel.

FLEX[™] is the trademark of Altera Corporation; ORCA[™] is the trademark of Lucent Technologies, Inc.; SPARTAN[®] and Virtex[®] are the registered trademarks of Xilinx, Inc.; XC3000[™], XC4000[™] and XC5200[™] are the trademarks of Xilinx, Inc.; APEX[™] is the trademark of MIPS Technologies; Other terms and product names may be the trademarks of others.





e-mail

literature@atmel.com

Web Site http://www.atmel.com