
Features

- AVR® High-performance and Low-power RISC Architecture
 - 118 Powerful Instructions Most Single Clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Up to 8 MIPS Throughput at 8 MHz
- Data and Nonvolatile Program Memories
 - 4K/8K Bytes of In-System Programmable Flash SPI Serial Interface for In-System Programming
 - Endurance: 1,000 Write/Erase Cycles
 - 256/512 Bytes EEPROM
 - Endurance: 100,000 Write/Erase Cycles
 - 256/512 Bytes Internal SRAM
 - Programming Lock for Software Security
- Peripheral Features
 - 8-channel, 10-bit ADC
 - Programmable UART
 - Two 8-bit Timer/Counters with Separate Prescaler and Compare Mode
 - One 16-bit Timer/Counter with Separate Prescaler, Compare and Capture Modes, and dual 8-, 9-, or 10-bit PWM
 - Programmable Watchdog Timer with On-chip Oscillator
 - On-chip Analog Comparator
- Special Microcontroller Features
 - Power-on Reset Circuit
 - Real Time Clock (RTC) with Separate Oscillator and Counter Mode
 - External and Internal Interrupt Sources
 - Three Sleep Modes: Idle, Power Save, and Power Down
- Power Consumption at 4 MHz, 3V, 20°C
 - Active: 6.4 mA
 - Idle Mode: 1.9 mA
 - Power Down Mode: <1 μA
- I/O and Packages
 - 32 Programmable I/O Lines
 - 40-pin PDIP, 44-pin PLCC and 44-pin TQFP
- Operating Voltages
 - V_{CC}: 4.0 6.0V AT90S4434/AT90S8535
 - V_{CC}: 2.7 6.0V AT90LS4434/AT90LS8535
- · Speed Grades:
 - 0 8 MHz AT90S4434/AT90S8535
 - 0 4 MHz AT90LS4434/AT90LS8535

Pin Configurations





8-bit AVR®
Microcontroller
with 4K/8K
Bytes In-System
Programmable
Flash

AT90S4434 AT90LS4434 AT90S8535 AT90LS8535

Preliminary





Note: This is a summary document. For the complete 113 page document, please visit out Website at www.atmel.com or e-mail at literature@atmel.com and request literature number 1041E.




Description

The AT90S4434/8535 is a low-power CMOS 8-bit microcontroller based on the AVR RISC architecture. By executing powerful instructions in a single clock cycle, the AT90S4434/8535 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

Block Diagram

Figure 1. The AT90S4434/8535 Block Diagram



The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The AT90S4434/8535 provides the following features: 4K/8K bytes of In-System Programmable Flash, 256/512 bytes EEPROM, 256/512 bytes SRAM, 32 general purpose I/O lines, 32 general purpose working registers, Real Time Clock (RTC), three flexible timer/counters with compare modes, internal and external interrupts, a programmable serial UART, 8-channel, 10-bit ADC, programmable Watchdog Timer with internal oscillator, an SPI serial port, and three software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, timer/counters, SPI port, and interrupt system to continue functioning. The Power Down mode saves the register contents but freezes the oscillator, disabling all other chip functions until the next interrupt or hardware reset. In Power Save mode, the timer oscillator continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping.

The device is manufactured using Atmel's high density nonvolatile memory technology. The on-chip ISP Flash allows the program memory to be reprogrammed in-system through an SPI serial interface or by a conventional nonvolatile memory programmer. By combining an 8-bit RISC CPU with In-System Programmable Flash on a monolithic chip, the Atmel AT90S4434/8535 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The AT90S4434/8535 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

Comparison between AT90S4434 and AT90S8535

The AT90S4434 has 4K bytes of In-System Programmable Flash, 256 bytes of EEPROM, and 256 bytes of internal SRAM. The AT90S8535 has 8K bytes of In-System Programmable Flash, 512 bytes of EEPROM, and 512 bytes of internal SRAM. Table 1 summarizes the different memory sizes for the two devices.

Table 1. Memory Size Summary

Part	Flash	EEPROM	SRAM
AT90S4434	4K bytes	256 bytes	256 bytes
AT90S8535	8K bytes	512 bytes	512 bytes

Pin Descriptions

VCC

Digital supply voltage

GND

Digital ground

Port A (PA7..PA0)

Port A is an 8-bit bi-directional I/O port. Port pins can provide internal pull-up resistors (selected for each bit). The Port A output buffers can sink 20mA and can drive LED displays directly. When pins PA0 to PA7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated.

Port A also serves as the analog inputs to the A/D Converter.

The Port A pins are tristated when a reset condition becomes active, even if the clock is not running.

Port B (PB7..PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors. The Port B output buffers can sink 20 mA. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. Port B also serves the functions of various special features of the AT90S4434/8535 as listed on page 68.





The Port B pins are tristated when a reset condition becomes active, even if the clock is not running.

Port C (PC7..PC0)

Port C is an 8-bit bi-directional I/O port with internal pullup resistors. The Port C output buffers can sink 20 mA. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. Two Port C pins can alternatively be used as oscillator for Timer/Counter2.

The port C pins are tristated when a reset condition becomes active, even if the clock is not running.

Port D (PD7..PD0)

Port D is an 8-bit bidirectional I/O port with internal pull-up resistors. The Port D output buffers can sink 20 mA. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated.

Port D also serves the functions of various special features of the AT90S4434/8535 as listed on page 76.

The port D pins are tristated when a reset condition becomes active, even if the clock is not running.

RESET

Reset input. An external reset is generated by a low level on the RESET pin. Reset pulses longer than 50 ns will generate a reset, even if the clock is not running. Shorter pulses are not guaranteed to generate a reset.

XTAL1

Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

XTAL2

Output from the inverting oscillator amplifier

AVCC

This is the supply voltage pin for the A/D Converter. It should be externally connected to V_{CC} via a low-pass filter. See page 59 for details on operation of the ADC.

AREF

This is the analog reference input for the A/D Converter. For ADC operations, a voltage in the range AGND to AV_{CC} must be applied to this pin.

AGND

Analog ground. If the board has a separate analog ground plane, this pin should be connected to this ground plane. Otherwise, connect to GND.

Architectural Overview

The fast-access register file concept contains 32 x 8-bit general purpose working registers with a single clock cycle access time. This means that during one single clock cycle, one Arithmetic Logic Unit (ALU) operation is executed. Two operands are output from the register file, the operation is executed, and the result is stored back in the register file - in one clock cycle.

Six of the 32 registers can be used as three 16-bits indirect address register pointers for Data Space addressing - enabling efficient address calculations. One of the three address pointers is also used as the address pointer for the constant table look up function. These added function registers are the 16-bits X-register, Y-register and Z-register.

Figure 2. The AT90S4434/8535 AVR RISC Architecture

AVR AT90S4434/8535 Architecture Data Bus 8-bit Status Program Interrupt 2K/4K X 16 Counter and Control Unit Program Memory SPI 32 x 8 Unit Instruction General Register Purpose Registrers Serial **UART** Instruction Decoder 8-bit Indirect Addressing Direct Addressing Timer/Counter ALU Control Lines 16-bit Timer/Counter with PWM 8-bit Timer/Counter with PWM 256/512 x 8 Data **SRAM** Watchdog Timer Analog to Digital 256/512 x 8 **EEPROM** Converter 32 Analog I/O Lines Comparator

The ALU supports arithmetic and logic functions between registers or between a constant and a register. Single register operations are also executed in the ALU. Figure 2 shows the AT90S4434/8535 AVR RISC microcontroller architecture.

In addition to the register operation, the conventional memory addressing modes can be used on the register file as well. This is enabled by the fact that the register file is assigned the 32 lowermost Data Space addresses (\$00 - \$1F), allowing them to be accessed as though they were ordinary memory locations.





The I/O memory space contains 64 addresses for CPU peripheral functions as Control Registers, Timer/Counters, A/D-converters, and other I/O functions. The I/O Memory can be accessed directly, or as the Data Space locations following those of the register file, \$20 - \$5F.

The AVR uses a Harvard architecture concept - with separate memories and buses for program and data. The program memory is executed with a two stage pipeline. While one instruction is being executed, the next instruction is pre-fetched from the program memory. This concept enables instructions to be executed in every clock cycle. The program memory is in-system downloadable Flash memory.


With the relative jump and call instructions, the whole 2K/4K address space is directly accessed. Most AVR instructions have a single 16-bit word format. Every program memory address contains a 16- or 32-bit instruction.

During interrupts and subroutine calls, the return address program counter (PC) is stored on the stack. The stack is effectively allocated in the general data SRAM, and consequently the stack size is only limited by the total SRAM size and the usage of the SRAM. All user programs must initialize the SP in the reset routine (before subroutines or interrupts are executed). The 9/10-bit stack pointer SP is read/write accessible in the I/O space.

The 256/512 bytes data SRAM can be easily accessed through the five different addressing modes supported in the AVR architecture.

The memory spaces in the AVR architecture are all linear and regular memory maps.

Figure 3. Memory Maps



A flexible interrupt module has its control registers in the I/O space with an additional global interrupt enable bit in the status register. All the different interrupts have a separate interrupt vector in the interrupt vector table at the beginning of the program memory. The different interrupts have priority in accordance with their interrupt vector position. The lower the interrupt vector address, the higher the priority.

Register Summary

### AUDIT ### SET SH SH SH SH SH SH SH S	A ddrago	Nome	D:4 7	D:4 6	D:4 5	Dia 4	D:4 2	D:4 2	D:4.4	Dit 0	Dome
SSE 6SE SPH	Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
SSD (SSD) SPL			I								
SSC (SSC) Reserved											
\$388 (\$589) GMSK			SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	page 18
S3A (S5A) GIFR											
SS9 (SS9) TMSK					-	-	-	-	-	-	
SSS (SSS) IFR	. (. /										
331 (557) Reserved					TICIE1		OCIE1B	TOIE1	-	TOIE0	page 24
\$36,656 Reserved		TIFR	OCF2	TOV2	ICF1	OCF1A	OCF1B	TOV1	-	TOV0	page 25
SSS (SSS) MCUCR SE SM1 SM0 ISC11 ISC10 ISC00 page 26		Reserved									
S34 (S54) MCUSR											
S32 (853) TOCRO	\$35 (\$55)	MCUCR	-	SE	SM1	SM0	ISC11	ISC10	ISC01	ISC00	page 26
S32 (S82) TONTO	\$34 (\$54)	MCUSR	-	-	-	-	-	-	EXTRF	PORF	page 22
S30 S50 Reserved S2F Reserved S2F S4F TCCR1A COM1A1 COM1A0 COM1B1 COM1B0	\$33 (\$53)	TCCR0	-	-	-	-	-	CS02	CS01	CS00	page 30
\$30 (\$50) Reserved \$2F (\$4F) TCCR1B	\$32 (\$52)	TCNT0	Timer/Cour	nter0 (8 Bits)	•		•			•	page 31
\$30 (\$50) Reserved \$2F (\$4F) TCCR1B	\$31 (\$51)	Reserved									
SZE (S4F) TCCR1A COM1A1 COM1B1 COM1B0 . . PWM11 PWM10 page 33		Reserved									
SZE (S4E) TCCR1B ICNC1 ICES1		TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	-	-	PWM11	PWM10	page 33
SZD (S4D) TCNT1H Timer/Counter1 - Counter Register IwB Byte page 35					-		CTC1	CS12			
SZG (S4C) TOKT1L Timer/Counter1 - Counter Register Low Byte page 35				ter1 - Counter	Register High E	Syte	Į.	Į.	ļ.	Į.	
SZB (S4B)											
S2A (S4A) OCR14L						•					
S29 (\$49) OCR1BH											
\$28 (\$48) OCR18L Timer/Counter1 - Output Compare Register B Low Byte page 36 \$27 (\$47) ICR1H Timer/Counter1 - Input Capture Register Itph Byte page 36 \$26 (\$46) ICR1L Timer/Counter1 - Input Capture Register Itph Byte page 36 \$25 (\$45) ICR1L Timer/Counter1 - Input Capture Register Itph Byte page 36 \$25 (\$45) ICR1L Timer/Counter1 - Input Capture Register Itph Byte page 36 \$25 (\$45) ICR1L Timer/Counter1 (\$6 Bits) page 41 \$23 (\$43) OCR2 Timer/Counter2 (\$6 Bits) page 41 \$23 (\$43) OCR2 Timer/Counter2 Output Compare Register page 41 \$23 (\$43) OCR2 Timer/Counter2 Output Compare Register page 41 \$23 (\$44) WDTCR											
SZ7 (S47) ICR1H											
S26 (S46) ICR1L	. , ,										
S25 (545) TCCR2 - PWM2 COM21 COM20 CTC2 CS22 CS21 CS20 page 40											
\$24 (844) TCNT2			-				CTC2	CS22	CS21	CS20	
\$23 (\$43)			Timer/Coun		CONIZI	0011120	0.02	0022	0021	0020	
\$22 (\$42)				, ,	mnare Registe						
\$21 (\$41) WDTCR - - WDTOE WDE WDP2 WDP1 WDP0 page 44 \$20 (\$40) Reserved EEAR7 EEAR6 EEAR5 EEAR4 EEAR3 EEAR2 EEAR1 EEAR0 page 46 \$1F (\$3F) EEARL EEAR7 EEAR6 EEAR5 EEAR4 EEAR3 EEAR2 EEAR1 EEAR0 page 46 \$1D (\$3D) EEDR EEPROM Data Register PORTA3 PORTA4 PORTA3 PORTA4 PORTA5 PORTA4 PORTA4 PORTA4 PORTA4 PORTA5 P				liciz Guipui Go	I -	_	AS2	TCN2LIB	OCR2LIB	TCR2LIB	
\$20 (\$40)				_	_	WDTOE					
\$1F (\$3F) EEARH						WBIGE	WDL	WDIZ	WDIT	I WEI 0	page 44
\$1E (\$3E)										ΕΕΔΡΩ	nage 46
\$1D (\$3D)			EEAR7	EEAR6	EEAR5	EEAD4	EEAD3	FEAR2	EEAR1		
\$1C (\$3C)					LLANG	LLAN	LLANS	LLANZ	LLAN	LLARO	
\$18 (\$38) PORTA PORTA7 PORTA6 PORTA5 PORTA4 PORTA3 PORTA2 PORTA1 PORTA0 page 67 \$14 (\$3A) DDRA DDA7 DDA6 DDA5 DDA4 DDA3 DDA2 DDA1 DDA0 page 67 \$19 (\$39) PINA PINA7 PINA6 PINA5 PINA5 PINA4 PINA3 PINA2 PINA1 PINA0 page 67 \$18 (\$38) PORTB PORTB7 PORTB6 PORTB5 PORTB4 PORTB3 PORTB2 PORTB1 PORTB0 page 69 \$17 (\$37) DDRB DDB7 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 page 69 \$16 (\$36) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 page 69 \$15 (\$35) PORTC PORTC6 PORTC5 PORTC5 PORTC4 PORTC2 PORTC1 PORTC0 page 74 \$14 (\$34) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 page 74 \$13 (\$33) PINC PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 page 74 \$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 page 77 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 DDD3 DDD1 DDD0 page 77 \$50 (\$2E) SPDR SPI Data Register \$50 (\$2E) SPDR SPI Data Register \$50 (\$22) UDR UART I/O Data Register \$50 (\$22) UBR UART Baud Rate Register \$50 (\$22) ADC8 ADC8 ADEN ADSC ADFR ADIF ADDE ADPS ADC8 Page 63 \$50 (\$25) ADCH			LLFROWL	Jaia Register			EEDIE	EEM\\\/E	EEWE	EEDE	
\$14 (\$34) DDRA DDA7 DDA6 DDA5 DDA4 DDA3 DDA2 DDA1 DDA0 page 67 \$19 (\$39) PINA PINA7 PINA6 PINA5 PINA4 PINA3 PINA2 PINA1 PINA0 page 67 \$18 (\$38) PORTB PORTB7 PORTB6 PORTB5 PORTB4 PORTB3 PORTB2 PORTB1 PORTB0 page 69 \$17 (\$37) DDRB DDB7 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 page 69 \$16 (\$36) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 page 69 \$15 (\$35) PORTC PORTC7 PORTC6 PORTC5 PORTC4 PORTC3 PORTC2 PORTC1 PORTC0 page 74 \$14 (\$34) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 page 74 \$13 (\$33) PINC PINC7 PINC6 PINC5 PINC4 PINC3 PORTD2 PORTD1 PORTD0 page 74 \$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 page 77 \$11 (\$31) DDRD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0 page 77 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 page 77 \$0F (\$2F) SPDR SPID BAR Register \$0F (\$2F) SPDR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 page 51 \$0F (\$2E) SPSR SPIF WCOL			POPTA7	POPTA6	POPTA6	POPTA4					
\$19 (\$39) PINA PINA7 PINA6 PINA5 PINA4 PINA3 PINA2 PINA1 PINA0 page 67 \$18 (\$38) PORTB PORTB7 PORTB6 PORTB5 PORTB4 PORTB3 PORTB1 PORTB1 PORTB0 page 69 \$17 (\$37) DDRB DDB7 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 page 69 \$16 (\$36) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 page 69 \$15 (\$35) PORTC PORTC7 PORTC6 PORTC5 PORTC4 PORTC3 PORTC2 PORTC1 PORTC0 page 74 \$14 (\$34) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 page 74 \$13 (\$33) PINC PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 page 74 \$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 page 77 \$11 (\$31) DDRD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0 page 77 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 page 77 \$0F (\$2F) SPDR SPI Data Register \$0F (\$2F) SPDR SPI SPDR SPI SPDR SPI SPDR SPI SPDR SPDR SPI SPDR					1						
\$18 (\$38) PORTB PORTB PORTB6 PORTB5 PORTB4 PORTB3 PORTB2 PORTB1 PORTB0 page 69 \$17 (\$37) DDRB DDB7 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 page 69 \$16 (\$36) PINB PINB7 PINB6 PINB5 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 page 69 \$15 (\$35) PORTC PORTC7 PORTC6 PORTC5 PORTC4 PORTC3 PORTC2 PORTC1 PORTC0 page 74 \$14 (\$34) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 page 74 \$13 (\$33) PINC PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 page 74 \$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 page 77 \$11 (\$31) DDRD DDD7 DDD6 DDD5 DDD4 DDD2 DDD1 DDD0 page 77 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 page 77 \$0F (\$2F) SPDR SPI Data Register page 51 \$0C (\$2C) UDR UART I/O Data Register \$08 (\$2E) USR RXC TXC UDRE FE OR											
\$17 (\$37) DDRB DDB7 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 page 69 \$16 (\$36) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 page 69 \$15 (\$35) PORTC PORTC7 PORTC6 PORTC5 PORTC4 PORTC3 PORTC2 PORTC1 PORTC0 page 74 \$14 (\$34) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 page 74 \$13 (\$33) PINC PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 page 74 \$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 page 77 \$11 (\$31) DDRD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0 page 77 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 page 77 \$0F (\$2F) SPDR SPI Data Register page 51 \$0C (\$2C) UDR UART I/O Data Register page 50 \$0C (\$2C) UDR UART I/O Data Register page 55 \$0B (\$2B) USR RXC TXC UDRE FE OR											
\$16 (\$36) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 page 69 \$15 (\$35) PORTC PORTC7 PORTC6 PORTC5 PORTC4 PORTC3 PORTC2 PORTC1 PORTC0 page 74 \$14 (\$34) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 page 74 \$13 (\$33) PINC PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 page 74 \$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD2 PORTD1 PORTD0 page 77 \$11 (\$31) DDRD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0 page 77 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 page 77 \$00 (\$25) SPDR SPI Data Register \$00 (\$25) SPSR SPIF WCOL		1			1						
\$15 (\$35) PORTC PORTC7 PORTC6 PORTC5 PORTC4 PORTC3 PORTC2 PORTC1 PORTC0 page 74 \$14 (\$34) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 page 74 \$13 (\$33) PINC PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 page 74 \$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 page 77 \$11 (\$31) DDRD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0 page 77 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 page 77 \$0F (\$2F) SPDR SPI Data Register page 51 \$0C (\$2E) SPSR SPIF WCOL page 51 \$0D (\$2D) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 page 50 \$0C (\$2C) UDR UART I/O Data Register page 55 \$0B (\$2B) USR RXC TXC UDRE FE OR page 55 \$0B (\$2B) USR RXC TXC UDRE FE OR page 56 \$09 (\$29) UBRR UART Baud Rate Register page 56 \$07 (\$27) ADMUX ACO ACI ACIE ACIC ACIS1 ACIS0 page 63 \$07 (\$27) ADMUX MUX2 MUX1 MUX0 page 63 \$06 (\$26) ADCSR ADEN ADSC ADFR ADIF ADIE ADPS2 ADPS1 ADPS0 page 63 \$06 (\$25) ADCH											
\$14 (\$34) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 page 74 \$13 (\$33) PINC PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 page 74 \$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 page 77 \$11 (\$31) DDRD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0 page 77 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 page 77 \$0F (\$2F) SPDR SPI Data Register \$0F (\$2F) SPSR SPIF WCOL page 51 \$0D (\$2D) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 page 50 \$0C (\$2C) UDR UART I/O Data Register \$0B (\$2B) USR RXC TXC UDRE FE OR page 55 \$0A (\$2A) UCR RXCIE TXCIE UDRIE RXEN TXEN CHR9 RXB8 TXB8 page 56 \$09 (\$29) UBRR UART Baud Rate Register \$08 (\$28) ACSR ACD - ACO ACI ACIE ACIC ACIS1 ACIS0 page 63 \$06 (\$26) ADCSR ADEN ADSC ADFR ADIF ADIE ADPS2 ADPS1 ADPS0 page 63 \$06 (\$25) ADCH											
\$13 (\$33) PINC PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 page 74 \$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 page 77 \$11 (\$31) DDRD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0 page 77 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 page 77 \$0F (\$2F) SPDR SPI Data Register page 51 \$0E (\$2E) SPSR SPIF WCOL page 51 \$0D (\$2D) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 page 50 \$0C (\$2C) UDR UART I/O Data Register page 55 \$08 (\$2B) USR RXC TXC UDRE FE OR											
\$12 (\$32) PORTD PORTD PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 page 77 \$11 (\$31) DDRD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0 page 77 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 page 77 \$0F (\$2F) SPDR SPI Data Register page 51 \$0E (\$2E) SPSR SPIF WCOL page 51 \$0D (\$2D) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 page 50 \$0C (\$2C) UDR UART I/O Data Register page 55 \$08 (\$2B) USR RXC TXC UDRE FE OR											
\$11 (\$31) DDRD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0 page 77 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 page 77 \$0F (\$2F) SPDR SPI Data Register page 51 \$0E (\$2E) SPSR SPIF WCOL page 51 \$0D (\$2D) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 page 50 \$0C (\$2C) UDR UART I/O Data Register page 55 \$0B (\$2B) USR RXC TXC UDRE FE OR page 55 \$0A (\$2A) UCR RXCIE TXCIE UDRIE RXEN TXEN CHR9 RXB8 TXB8 page 56 \$09 (\$29) UBRR UART Baud Rate Register page 57 \$08 (\$28) ACSR ACD - ACO ACI ACIE ACIC ACIS1 ACIS0 page 58 \$07 (\$27) ADMUX MUX2 MUX1 MUX0 page 63 \$06 (\$26) ADCSR ADEN ADSC ADFR ADIF ADIE ADPS2 ADPS1 ADPS0 page 63 \$05 (\$25) ADCH - ADC9 ADC8 page 64											
\$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 page 77 \$0F (\$2F) SPDR SPI Data Register page 51 \$0E (\$2E) SPSR SPIF WCOL											
\$0F (\$2F)		1			1						1 0
\$0E (\$2E)	. (. ,				PIND5	PIND4	PIND3	PIND2	PIND1	PINDU	
\$0D (\$2D) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 page 50 \$0C (\$2C) UDR UART I/O Data Register page 55 \$0B (\$2B) USR RXC TXC UDRE FE OR - - - page 55 \$0A (\$2A) UCR RXCIE TXCIE UDRIE RXEN TXEN CHR9 RXB8 TXB8 page 56 \$09 (\$29) UBRR UART Baud Rate Register Page 57 Page 58 Page 58 Page 58 Page 58 Page 58 Page 59 Page 59 Page 59 Page 59 Page 50 Page 57 Page 57 Page 57 Page 57 Page 50 Page 50 Page 50 Page 50 Page 50 Page 50 Page 50 </td <td></td> <td>1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>		1									
\$0C (\$2C) UDR					-	-	-	-	-	-	
\$0B (\$2B) USR RXC TXC UDRE FE OR					DORD	MSTR	CPOL	CPHA	SPR1	SPR0	
\$0A (\$2A) UCR RXCIE TXCIE UDRIE RXEN TXEN CHR9 RXB8 TXB8 page 56 \$09 (\$29) UBRR UART Baud Rate Register page 57 \$08 (\$28) ACSR ACD - ACO ACI ACIE ACIC ACIS1 ACIS0 page 58 \$07 (\$27) ADMUX MUX2 MUX1 MUX0 page 63 \$06 (\$26) ADCSR ADEN ADSC ADFR ADIF ADIE ADPS2 ADPS1 ADPS0 page 63 \$05 (\$25) ADCH ADC9 ADC8 page 64	. (. ,				11555	F-	0.5				
\$09 (\$29) UBRR UART Baud Rate Register page 57 \$08 (\$28) ACSR ACD - ACO ACI ACIE ACIC ACIS1 ACIS0 page 58 \$07 (\$27) ADMUX - - - - MUX2 MUX1 MUX0 page 63 \$06 (\$26) ADCSR ADEN ADSC ADFR ADIF ADIE ADPS2 ADPS1 ADPS0 page 63 \$05 (\$25) ADCH - - - - - - ADC9 ADC8 page 64											
\$08 (\$28)						RXEN	TXEN	CHR9	RXB8	TXB8	
\$07 (\$27) ADMUX - - - - MUX2 MUX1 MUX0 page 63 \$06 (\$26) ADCSR ADEN ADSC ADFR ADIF ADIE ADPS2 ADPS1 ADPS0 page 63 \$05 (\$25) ADCH - - - - - ADC9 ADC8 page 64	. (. ,										
\$06 (\$26) ADCSR ADEN ADSC ADFR ADIF ADIE ADPS2 ADPS1 ADPS0 page 63 \$05 (\$25) ADCH ADC9 ADC8 page 64			ACD	-	ACO	ACI	ACIE				
\$05 (\$25) ADCH ADC9 ADC8 page 64			-	-	-	-	-				
			ADEN	ADSC	ADFR	ADIF	ADIE	ADPS2			
\$04 (\$24) ADCL ADC7 ADC6 ADC5 ADC4 ADC3 ADC2 ADC1 ADC0 page 64			-	-	-	-	-	-			
	\$04 (\$24)	ADCL	ADC7	ADC6	ADC5	ADC4	ADC3	ADC2	ADC1	ADC0	page 64





Register Summary (Continued)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
\$03 (\$20)	Reserved									
\$02 (\$22)	Reserved									
\$01 (\$21)	Reserved									
\$00 (\$20)	Reserved									

- Notes: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
 - 2. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers \$00 to \$1F only.

Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AN	D LOGIC INSTRU	CTIONS			
ADD	Rd, Rr	Add two Registers	Rd ← Rd + Rr	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd v Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \vee K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	$Rd \leftarrow \$FF - Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← \$00 – Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \vee K$	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (\$FF - K)$	Z,N,V	1
INC	Rd	Increment	Rd ← Rd + 1	Z,N,V	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
SER	Rd	Set Register	Rd ← \$FF	None	1
BRANCH INSTR		1	T		
RJMP	k	Relative Jump	PC ← PC + k + 1	None	2
IJMP		Indirect Jump to (Z)	PC ← Z	None	2
RCALL	k	Relative Subroutine Call	PC ← PC + k + 1	None	3
ICALL		Indirect Call to (Z)	PC ← Z	None	3
RET		Subroutine Return	PC ← STACK	None	4
RETI CPSE	D-I D-	Interrupt Return	PC ← STACK	Ness	4
CPSE	Rd,Rr Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC ← PC + 2 or 3	None	1/2/3
CPC	Rd,Rr	Compare Compare with Carry	Rd – Rr Rd – Rr – C	Z, N,V,C,H Z, N,V,C,H	1
CPI	Rd,Ki Rd,K	Compare Register with Immediate	Rd – Ki – C	Z, N,V,C,H	1
SBRC	Ru,K Rr, b	Skip if Bit in Register Cleared	if $(Rr(b)=0) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register Cleared Skip if Bit in Register is Set	if $(Rr(b)=0)$ PC \leftarrow PC + 2 or 3 if $(Rr(b)=1)$ PC \leftarrow PC + 2 or 3	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if $(P(b)=1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register Gleared Skip if Bit in I/O Register is Set	if $(P(b)=0) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC←PC+k + 1	None	1/2/3
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then $PC \leftarrow PC+k+1$	None	1/2
BREQ	k	Branch if Equal	if $(Z = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRNE	k	Branch if Not Equal	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then $PC \leftarrow PC + k + 1$	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then $PC \leftarrow PC + k + 1$	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC \leftarrow PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC \leftarrow PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if (N \oplus V= 1) then PC \leftarrow PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC \leftarrow PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC \leftarrow PC + k + 1	None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then $PC \leftarrow PC + k + 1$	None	1/2
BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC ← PC + k + 1	None	1/2
BRVS	k	Branch if Overflow Flag is Set	if $(V = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	if $(V = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
	k	Branch if Interrupt Enabled	if (I = 1) then $PC \leftarrow PC + k + 1$	None	1/2
BRIE					





Instruction Set Summary (Continued)

Mnemonics	Operands	Description	Operation	Flags	#Clocks
DATA TRANSFE	R INSTRUCTIONS				
MOV	Rd, Rr	Move Between Registers	$Rd \leftarrow Rr$	None	1
LDI	Rd, K	Load Immediate	$Rd \leftarrow K$	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1$, $Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1$, $Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, $Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Store Indirect	$(X) \leftarrow Rr$	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	(Y) ← Rr	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1$, $(Y) \leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	(Z) ← Rr	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, $(Z) \leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	(k) ← Rr	None	2
LPM		Load Program Memory	R0 ← (Z)	None	3
IN	Rd, P	In Port	Rd ← P	None	1
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
BIT AND BIT-TES	ST INSTRUCTIONS	· · · ·			<u>'</u>
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	I/O(P,b) ← 0	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	$Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30)$	None	1
BSET	S	Flag Set	SREG(s) ← 1	SREG(s)	1
BCLR	S	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	Т	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC	,	Set Carry	C ← 1	С	1
CLC		Clear Carry	C ← 0	C	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	1←1	1	1
CLI		Global Interrupt Disable	1 ← 0	†	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV		Set Twos Complement Overflow.	V ← 1	V	1
CLV		Clear Twos Complement Overflow	V ← 1 V ← 0	V	1
SET		Set T in SREG	V ← U T ← 1	T	1
CLT		Clear T in SREG	T ← 0	T	1
SEH		Set Half Carry Flag in SREG	I ← 0 H ← 1	H	1
CLH		Clear Half Carry Flag in SREG		Н	
		, ,	H ← 0		1
NOP		No Operation	(one enceific desertion Class for Class	None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	3
WDR	1	Watchdog Reset	(see specific descr. for WDR/timer)	None	1

Ordering Information

Power Supply	Speed (MHz)	Ordering Code	Package	Operation Range
2.7 - 6.0V	4	AT90LS4434-4AC	44A	Commercial
		AT90LS4434-4JC	44J	(0°C to 70°C)
		AT90LS4434-4PC	40P6	
		AT90LS4434-4AI	44A	Industrial
		AT90LS4434-4JI	44J	(-40°C to 85°C)
		AT90LS4434-4PI	40P6	
4.0 - 6.0V	8	AT90S4434-8AC	44A	Commercial
		AT90S4434-8JC	44J	(0°C to 70°C)
		AT90S4434-8PC	40P6	
		AT90S4434-8AI	44A	Industrial
		AT90S4434-8JI	44J	(-40°C to 85°C)
		AT90S4434-8PI	40P6	
2.7 - 6.0V	4	AT90LS8535-4AC	44A	Commercial
		AT90LS8535-4JC	44J	(0°C to 70°C)
		AT90LS8535-4PC	40P6	
		AT90LS8535-4AI	44A	Industrial
		AT90LS8535-4JI	44J	(-40°C to 85°C)
		AT90LS8535-4PI	40P6	
4.0 - 6.0V	8	AT90S8535-8AC	44A	Commercial
		AT90S8535-8JC	44J	(0°C to 70°C)
		AT90S8535-8PC	40P6	
		AT90S8535-8AI	44A	Industrial
		AT90S8535-8JI	44J	(-40°C to 85°C)
		AT90S8535-8PI	40P6	

	Package Type				
44A	44-lead, Thin (1.0mm) Plastic Gull Wing Quad Flat Package (TQFP)				
40P6	40-lead, 0.600" Wide, Plastic Dual in Line Package (PDIP)				
44J	44-lead, Plastic J-Ledded Chip Carrier (PLCC)				






Packaging Information


44A, 44-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)

Dimensions in Millimeters and (Inches)




*Controlling dimension: millimeters

40P6, 40-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP) Dimensions in Inches and (Millimeters) JEDEC STANDARD MS-011 AC



44J, 44-lead, Plastic J-Leaded Chip Carrier (PLCC) Dimensions in Inches and (Millimeters)





Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL (408) 441-0311 FAX (408) 487-2600

Europe

Atmel U.K., Ltd.
Coliseum Business Centre
Riverside Way
Camberley, Surrey GU15 3YL
England
TEL (44) 1276-686-677
FAX (44) 1276-686-697

Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

Åtmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Atmel Colorado Springs 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759

Atmel Rousset
Zone Industrielle
13106 Rousset Cedex
France
TEL (33) 4-4253-6000
FAX (33) 4-4253-6001

Fax-on-Demand North America: 1-(800) 292-8635 International: 1-(408) 441-0732

e-mail literature@atmel.com

Web Site http://www.atmel.com

BBS 1-(408) 436-4309

© Atmel Corporation 1999.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Marks bearing $^{\text{\tiny{8}}}$ and/or $^{\text{\tiny{TM}}}$ are registered trademarks and trademarks of Atmel Corporation.

Printed on recycled paper.