Features

- Single-chip Synthesizer + Effects, Typical Applications Include:
 - Wavetable Synthesis, Serial MIDI-In and -Out, MPU-401 (UART)
 - Effects: Reverb + Chorus on MIDI and/or Audio-in
 - Surround on Two or Four Speakers with Intensity/Delay Control
 - Four-band Parametric Equalizer
 - Audio-in Processing through Reverb, Chorus, Equalizer, Surround
 - Independent Microphone Echo Function for Karaoke
- High-quality Wavetable Synthesis
 - 16-bit Samples, 44.1 kHz Sampling Rate, 24 dB Digital Filter per Voice
 - Up to 64-voice Polyphony
- High Performance
 - RISC Structure for Sound Synthesis/Processing
 - CISC Structure for MIDI/MPU-401 Communication and Housekeeping
- Available Wavetable Firmware and Sample Sets
 - CleanWave8[®] Low-cost General MIDI(GM) 1 MB Firmware + Sample Set
 - CleanWave32[®] Top-quality 4 MB Firmware + Sample Set
 - Other Sample Sets Available Under Special Conditions
- Compatible
 - Firmware and Sounds Compatible with ATSAM9407/ATSAM9503
 - New Applications Can be Developed Using Dream[®] ATSAM9407 Standard Development Tools
- Low Voltage, Low Power
 - Single Low-frequency Crystal Operation and Built-in PLL Minimize RFI
 - I/O from 3V to 5.5V, Core 3.3V \pm 10%
 - Power-down Mode
- Low Cost
- Industry-standard 100-lead PQFP Package
- Typical Applications
 - PC Sound Cards with the Best Quality/Price Ratio
 - Computer Karaoke, Portable Karaoke
 - Keyboards, Portable Keyboard Instruments

Description

The ATSAM9733 is a low-cost derivative of the ATSAM9407 and ATSAM9503. It retains the same high-quality synthesis with polyphony up to 64 voices. The ATSAM9733 maximum wavetable memory is 4 MB and the ISA bus communication is through a standard MPU-401. The ATSAM9733 is delivered in an industry-standard 100-lead plastic quad flat pack package (PQFP100).

The highly-integrated architecture of the ATSAM9733 combines a specialized highperformance RISC-based digital signal processor (Synthesis/DSP) and a generalpurpose 16-bit CISC-based control processor on a single chip. An on-chip memory management unit (MMU) allows the synthesis/DSP and the control processor to share external ROM and/or RAM memory devices. An intelligent peripheral I/O interface function handles other I/O interfaces, such as the ISA PC bus, the on-chip MIDI UART, and the Codec control interface, with minimum intervention from the control processor.



Sound Synthesis

ATSAM9733 Integrated Synthesizer with Effects





Typical Designs



Figure 2. Low-cost Karaoke, Hand-held Karaoke



Figure 3. Low-cost Keyboard Instrument



General Description





Synthesis/DSP Engine

The synthesis/DSP engine operates on a frame-timing basis with the frame subdivided into 64 process slots. Each process is divided into 16 micro-instructions known as algorithms. Up to 32 synthesis/DSP algorithms can be stored on-chip in the Alg RAM memory, allowing the device to be programmed for a number of audio signal generation/processing applications. The synthesis/DSP engine is capable of generating 64 simultaneous voices using algorithms such as wavetable synthesis with interpolation, alternate loop and 24 dB resonant filtering for each voice. Slots may be linked together (ML RAM) to allow implementation of more complex synthesis algorithms.

A typical application will use half the capacity of the synthesis/DSP engine for synthesis, thus providing state-of-the-art 32-voice wavetable polyphony. The remaining processing power will be used for typical functions such as reverberation, chorus, audio-in processing, surround effect, equalizer, etc.

Frequently-accessed synthesis/DSP parameter data are stored in five banks of on-chip RAM memory. Sample data or delay lines that are accessed relatively infrequently are stored in external ROM or SRAM memory. The combination of localized micro-program memory and localized parameter data allows micro-instructions to execute in 20 ns (50 MIPS). Separate buses from each of the on-chip parameter RAM memory banks allow highly-parallel data movement to increase the effectiveness of each micro-instruction. With this architecture, a single micro-instruction can accomplish up to six simultaneous operations (add, multiply, load, store, etc.), providing a potential throughput of 300 million operations per second (MOPS).





P16 Control Processor and I/O Functions	The P16 control processor is a general-purpose 16-bit CISC processor core that runs from external memory. It includes 256 words of local RAM data memory. The P16 control processor writes to the parameter RAM blocks within the synthesis/DSP core in order to control the synthesis process. In a typical application, the P16 control processor parses and interprets incoming commands from the MIDI UART or from the PC ISA interface and then controls the synthesis/DSP by writing into the parameter RAM banks in the DSP core. Slowly-changing synthesis functions, such as LFOs, are implemented in the P16 control processor by periodically updating the DSP parameter RAM variables.
	The P16 control processor interfaces with other peripheral devices, such as the system control and status registers, the on-chip MIDI UART, the on-chip timers and the ISA PC interface through specialized "intelligent" peripheral I/O logic. This I/O logic automates many of the system I/O transfers to minimize the amount of overhead processing required from the P16.
	The ISA PC interface is implemented using one address line (A0), a chip-select signal, read and write strobes from the host, and an 8-bit data bus (D[7:0]).
	The data bus can drive the PC bus directly (24 mA buffers). An external plug-and-play IC is required to map the 16-bit I/O addresses and AEN from the PC onto the address line and chip select from the ATSAM9733.
	The ISA PC interface is normally used to implement a MPU-401 UART-mode-compatible interface with address 0 being the data register and address 1 being the status/control registers. Besides the standard two status bits of the MPU-401, two additional bits are provided to expand the MPU-401 protocol.
	Karaoke and keyboard applications can take advantage of the 8-bit MPU-401 interface to communicate with the ATSAM9733 at high speed with the MIDI-IN and MIDI-OUT signals remaining available.
Memory Management Unit (MMU)	The MMU block allows external ROM and/or RAM memory resources to be shared between the synthesis/DSP and the P16 control processor. This allows a single device (i.e., SRAM) to serve as delay lines for the synthesis/DSP and as data memory for the P16 control processor.

Pin Description

Table 1. Pin by Function

Pin Name	Pin Count	Туре	Function
GND	14	PWR	Power Ground. All GND pins should be returned to digital ground.
VC3	4	PWR	Core Power +3.3V \pm 10%. All V _{C3} pins should be returned to +3.3V.
VCC	11	PWR	Power +3V to +5.5V. All V_{CC} pins should be returned to +5V (or 3.3V in case of single 3.3V supply).
D[7:0]	8	I/O	8-bit data bus to host processor. Has enough driving power to drive ISA PC bus directly (24 mA buffer). Information on these pins is parallel MIDI (MPU-401 type applications). Direct ISA PC bus drive requires 5V V _{CC} .
CS	1	IN	Chip select from host, active low.
WR	1	IN	Write from host, active low.
RD	1	IN	Read from host, active low.
AO	1	IN	Selects MPU-401 internal registers. 0: data registers (read/write) 1: status register (read) control register (write)
IRQ	1	TSOUT	Tri-state output pin. Can be connected directly to host IRQ line (24 mA).
RESET	1	IN	Master reset input, active low. Schmitt trigger input.
X1 X2	2		Crystal connection. Crystal frequency should be Fs•256 (typ 11.2896 MHz). Crystal frequency is internally multiplied by four to provide the IC master clock. X1 can also be used as external clock input (3.3V input). X2 cannot be used to drive external ICs.
DABD[1:0]	2	OUT	Two stereo serial audio data outputs (four audio channels). Each output holds 64 bits (2 x 32) of serial data per frame. Audio data has up to 20-bit precision, DABD0 can hold additional control data (mute, A/D gain, D/A gain, etc.).
CLBD	1	OUT	Audio data bit clock, provides timing to DABD[1:0].
WSBD	1	OUT	Audio data word select. The timing of WSBD can be selected to be I2S or Japanese compatible.
DAAD	1	IN	Stereo serial audio data input.
MIDI_IN	1	IN	TTL level MIDI IN input.
MIDI_OUT	1	OUT	TTL level MIDI OUT output.
WA[20:0]	21	OUT	External memory address (ROM/SRAM). Up to four megabytes of ROM.
WD[15:0]	16	I/O	PCM ROM/SRAM data.
RBS	1	OUT	SRAM byte select. Should be connected to the lower RAM address when an 8-bit wide SRAM is used. The type of RAM (16-bit/8-bit) can be selected by program.
WCS0	1	OUT	PCM ROM chip select, active low.
WCS1	1	OUT	SRAM chip select, active low.
WWE	1	OUT	SRAM write enable, active low.
WOE	1	OUT	PCM ROM/SRAM output enable, active low.
RUN	1	OUT	High when the synthesis is initialized. Can be used as RESET for an external device (Codec).





Table 1. Pin by Function (Continued)

Pin Name	Pin Count	Туре	Function
LFT	1	ANA	PLL low-pass filter. Should be connected to an external RC network.
TEST[2:0]	3	IN	Test pins. Should be returned to GND.
PDWN	1	IN	Power down, active low.

Note: Pin names exhibiting an overbar (PDWN for example) indicate that the signal is active low.

Pinout

Figure 5. ATSAM9733 in 100-lead PQFP Package



6

Absolute Maximum Ratings

Table 2. Absolute Maximum Ratings

Ambient Temperature (Power applied)40°C to + 85°C	*NOTICE: Stresses beyond those listed under "A Maximum Ratings" may cause permar	
Storage Temperature65°C to + 150°C	age to the device. This is a stress ratin functional operation of the device at th	g only and
Voltage on All Inputs(except X1)0.5V to V _{CC} + 0.5V	other conditions beyond those indicate operational sections of this specification	ed in the
Voltage on X1 PinV _{C3} + 0.5V	implied. Exposure to absolute maximu conditions for extended periods may af	m rating
V _{CC} Supply Voltage0.5V to + 6.5V	reliability.	
V _{C3} Supply Voltage0.5V t0 + 4.5V		
Maximum I _{OL} per I/O pin (except D0, D7, IRQ)10mA		
Maximum I _{OL} per I/O pin D0, D7, IRQ30mA		

Recommended Operating Conditions

Table 3. Recommended Operating Conditions

Symbol	Parameter/Condition	Min	Тур	Max	Unit
V _{CC}	Supply Voltage (1)	3	3.3/5.0	5.5	V
V _{C3}	Supply Voltage	3	3.3	3.6	V
T _A	Operating Ambient Temperature	0		70	°C

Note: D[7:0] and IRQ can only be connected to PC ISA bus if V_{CC} = 5V \pm 10%

DC Characteristics

Table 4. DC Characteristics (T_A = 25°C, V_{CC} = 3 to 5.5V, V_{C3} = $3.3V \pm 10\%$)

Symbol	Parameter/Condition	VCC	Min	Тур	Max	Unit
V _{IL}	Low-level Input Voltage	3.3 5.0	-0.5 -0.5		1.0 1.7	V V
V _{IH}	High-level Input Voltage	3.3 5.0	2.3 3.3		V _{CC} + 0.5 V _{CC} + 0.5	V V
V _{OL}	Low-level Output Voltage. D<7:0>, IRQ: I_{OL} = -24 mA others except LFT, X2: I_{OL} = -3.2 mA	3.3 5.0			0.45 0.45	V V
V _{OH}	High-level Output Voltage. D<7:0>, IRQ: I _{OH} = 10 mA others except LFT, X2: I _{OH} = 0.8 mA	3.3 5.0	2.8 4.5			V V
I _{CC}	Power Supply Current (Crystal Freq. = 12 MHz)	3.3 5.0		70 25	90 35	mA mA
	Power Down Supply Current			70	100	μA





TimingsAll timing conditions: $V_{CC} = 5V$, $V_{C3} = 3.3V$, $T_A = 25^{\circ}C$, signals D[7:0] with 220Ω pull-up, 30 pF
capacitance, signal IRQ with 470Ω pull-down, 30 pF capacitance, all other outputs except X2
and LFT load capacitance = 30 pF.
All timings refer to t_{CK} , the internal master clock period.
The internal master clock frequency is four times the frequency at pin X1. Therefore $t_{CK} = t_{XTAL}/4$.
The sampling rate is given by $1/(t_{CK} \times 1024)$. The maximum crystal frequency/clock frequency
at X1 is 12.288 MHz (48 kHz sampling rate).Crystal Frequency
Selection
ConsiderationThere is a trade-off between the crystal frequency and the support of widely-available external
ROM components. Table 5 gives information on selecting the best fit for a given application.

Table 5. Crystal Frequency Selection Consideration

Sample Rate (k\Hz)	XTAL (MHz)	t _{CK} (ns)	ROM t _A (ns)	Comment
48	12.288	20.35	92	Maximum Frequency
44.1	11.2896	22.14	101	Recommended for Current Designs
37.5	9.60	26.04	120	
31.25	8.00	31.25	146	

Using 11.2896 MHz crystal frequency allows the use of widely-available ROMs with 100 ns access time while providing state-of-the-art 44.1 kHz sampling rate.

PC Host Interface

Figure 6. Host Interface Read Cycle



Figure 7. Host Interface Write Cycle



Table 6. Timing Parameters

	Parameter	Min	Тур	Max	Unit
t _{AVCS}	Address Valid to Chip Select Low	0			ns
t _{CSLRDL}	Chip Select Low to RD Low	5			ns
t _{RDHCSH}	RD High to CS High	5			ns
t _{PRD}	RD Pulse Width	50			ns
t _{RDLDV}	Data Out Valid from RD			20	ns
t _{DRH}	Data Out Hold from RD	5		10	ns
t _{CSLRWRL}	Chip Select Low to WR Low	5			ns
t _{wRHCSH}	WR High to CS High	5			ns
t _{PWR}	WR Pulse Width	50			ns
t _{DWS}	Write Data Setup Time	10			ns
t _{DWH}	Write Data Hold Time	0			ns





External ROM Timing

Figure 8. ROM Read Cycle



Table 7. Timing Parameters

Symbol	Parameter	Min	Тур	Max	Unit
t _{RC}	Read Cycle Time	5 x t _{CK}		6 x t _{CK}	ns
t _{CSOE}	Chip Select Low/Address Valid to WOE Low	2 x t _{CK} - 5		3 x t _{CK} + 5	ns
t _{POE}	Output Enable Pulse Width		Зхt _{СК}		ns
t _{ACE}	Chip Select/Address Access Time	5 x t _{CK} - 5			ns
t _{OE}	Output Enable Access Time	3 x t _{CK} - 5			ns
t _{DF}	Chip Select or WOE High to Input Data High-Z	0		2 x t _{CK} - 5	ns

External RAM Timing

Figure 9. 16-bit SRAM Read Cycle



Figure 10. 16-bit SRAM Write Cycle







Table 8. Timing Parameters

Symbol	Parameter	Min	Тур	Max	Unit
t _{RC}	Read Cycle Time	5 x t _{CK}	_	6 x t _{CK}	ns
t _{CSOE}	Chip Select Low/Address Valid to WOE Low	2 x t _{CK} - 5	_	3 x t _{CK} + 5	ns
t _{POE}	Output Enable Pulse Width	-	3 x t _{CK}	-	ns
t _{ACE}	Chip Select/Address Access Time	5 x t _{CK} - 5	_	_	ns
t _{OE}	Output Enable Access Time	3 x t _{CK} - 5	_	_	ns
t _{DF}	Chip Select or WOE High to Input Data High-Z	0	_	2 x t _{CK} - 5	ns
t _{WC}	Write Cycle Time	5 x t _{CK}	_	6 x t _{CK}	ns
t _{CSWE}	Write Enable Low from \overline{CS} or Address or \overline{WOE}	2 x t _{CK} - 10	_	_	ns
t _{WP}	Write Pulse Width	_	4 x t _{CK}	_	ns
t _{DW}	Data Out Setup Time	4 x t _{CK} - 10	_	_	ns
t _{DH}	Data Out Hold Time	10	_	-	ns

Figure 11. 8-bit SRAM Read Cycle



Figure 12. 8-bit SRAM Write Cycle



Table 9. Timing Parameters

Symbol	Parameter	Min	Тур	Max	Unit
t _{RC}	Word Read Cycle Time	5 x t _{CK}		6 x t _{CK}	ns
t _{CSOE}	Chip Select Low/Address Valid to WOE Low	2 x t _{CK} - 5		3 x t _{CK} + 5	ns
t _{POE}	Output Enable Pulse Width		3 x t _{CK}		ns
t _{ACE}	Chip Select/Address Low Byte Access Time	3 x t _{CK} - 5			ns
t _{OE}	Output Enable Low Byte Access Time	t _{СК} - 5			ns
t _{ORB}	Output Enable Low to Byte Select High	-	t _{CK}		ns
t _{ACH}	Byte Select High Byte Access Time	2 x t _{CK} - 5			ns
t _{DF}	Chip Select or WOE High to Input Data High-Z	0		2 x t _{CK} - 5	ns
t _{wc}	Word Write Cycle Time	5 x t _{CK}		6 x t _{CK}	ns
t _{CSWE}	First \overline{WWE} Low from \overline{CS} or Address or \overline{WOE}	2 x t _{CK} - 10			ns
t _{WP}	Write (Low and High Byte) Pulse Width	1.5 x t _{CK} - 5			ns
t _{DW1}	Data Out Low Byte Setup Time	1.5 x t _{CK} - 10			ns
t _{DH1}	Data Out Low Byte Hold Time	0.5 x t _{CK} + 10			ns
t _{AS}	RBS High to Second Write Pulse	0.5 x t _{CK} - 5			ns
t _{DW2}	Data Out High Byte Setup Time	2 x t _{CK} - 10			ns
t _{DH2}	Data Out High Byte Hold Time	10			ns





Digital Audio

Figure 13. Digital Audio Timing



Table 10. Timing Parameters

Symbol	Parameter	Min	Тур	Max	Unit
t _{CW}	CLBD Rising to WSBD	8 x t _{CK} - 10			ns
t _{SOD}	DABD Valid Prior to/After CLBD Rising	8 x t _{CK} - 10			ns
t _{CLBD}	CLBD Cycle Time		16 x t _{CK}		ns

Digital Audio Frame



Figure 14. Digital Audio Frame Format

Notes: 1. Selection between I2S and Japanese format is a firmware option.

2. When connected to codecs such as CS4216 or CS4218, D0 - D11 can be used to hold independent auxiliary information on left and right words. Refer to the corresponding codec data sheets for details. Auxiliary information is available on DABD0 and DAAD.

3. DAAD is 16 bits only.

Reset and During power-up, the RESET input should be held low until the crystal oscillator and PLL are stabilized, which can take about 20 ms. The RESET signal is normally derived from the main **Power-down** board or PC master reset. However, a typical RC/diode power-up network can also be used for some applications. After the low-to-high transition of RESET, the following occurs: Synthesis/DSP enters an idle state. The RUN output is set to zero. P16 program execution starts from address 0100H in ROM space (WCS0 low). If PDWN is asserted low, then all I/Os and outputs will be floated, and the crystal oscillator and PLL will be stopped. The chip enters a deep power-down sleep mode. To exit power-down, PDWN has to be asserted high, then RESET applied. Recommended As for all HCMOS high-integration ICs, some rules of board layout should be followed for reliable device operation: **Board Layout** GND, V_{CC}, V_{C3} distribution, decouplings All GND, $V_{CC},\,V_{C3}$ pins should be connected. GND, $V_{CC},\,V_{C3}$ planes are strongly recommended below the ATSAM9733. The board GND and V_{CC} distribution should be in grid form. If 3.3V is not available, then V_{C3} can be connected to V_{CC} through 2*1N4148 diodes in series. This provides a minimum 1.4V voltage drop which allows V_{C3} to be within specifications. Recommended decoupling is 0.1 µF at each corner of the IC with an additional 10 µF decoupling close to the crystal. V_{C3} requires a single 0.1 μ F decoupling. Crystal, LFT The paths between the crystal, the crystal compensation capacitors, the LFT filter R-C-R and the ATSAM9733 should be short and shielded. The ground return from the compensation capacitors and LFT filter should be the GND plane from ATSAM9733. **Buses** Parallel layout from D[7:0] and WA0 - WA20/WD0 - WD15 should be avoided. The D[7:0] bus is an asynchronous high-transient current-type bus. Even on short distances, it can induce pulses on WA0 - WA20/WD0 - WD15 which can corrupt address and/or data on these buses. A ground plane should be implemented below the D[7:0] bus, which connects both to the PC-ISA connector and to the ATSAM9733 GND. A ground plane should be implemented below the WA0 - WA20/WD0 - WD15 bus, which connects both to the ROM/SRAM grounds and to the ATSAM9733. Analog section A specific AGND ground plane should be provided, which connects by a single trace to the GND ground. No digital signals should cross the AGND plane. Refer to the Codec vendor rec-



ommended layout for correct implementation of the analog section





Note: 1. The X2 output cannot be used to drive another circuit.

-



Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743 **RF**/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany TEL (49) 71-31-67-0 FAX (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80

e-mail literature@atmel.com

Web Site http://www.atmel.com

© Atmel Corporation 2002.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

ATMEL®, Dream® and CleanWave® are the registered trademarks of Atmel.

Other terms and product names may be the trademarks of others.



1714C-DRMSD-12/02 0M