

2-Series, 3-Series, and 4-Series Li-Ion Battery Pack Manager

Check for Samples: bq3050

FEATURES

- Fully Integrated 2-Series, 3-Series, and 4-Series Li-Ion or Li-Polymer Cell Battery Pack Manager and Protection
- Advanced Compensated End-of-Discharge Voltage (CEDV) Gauging
- High Side N-CH Protection FET Drive
- Integrated Pre-Charge FET
- Integrated Cell Balancing
- Low Power Modes
 - Low Power: < 180 μA
 - Sleep < 76 μA
- Full Array of Programmable Protection Features
 - Voltage
 - Current
 - Temperature
- Sophisticated Charge Algorithms
 - JEITA
 - Enhanced Charging
 - Adaptive Charging
- Supports Two-Wire SMBus v1.1 Interface
- SHA-1 Authentication
- Compact Package: 38-Lead TSSOP

APPLICATIONS

- Notebook/Netbook PCs
- Medical and Test Equipment
- Portable Instrumentation

DESCRIPTION

The bq3050 device is a fully integrated, single-chip, pack-based solution that provides a rich array of features for gas gauging, protection, and authentication for 2-series, 3-series, and 4-series cell Li-lon and Li-Polymer battery packs.

Using its integrated high-performance analog peripherals, the bq3050 device measures and maintains an accurate record of available capacity, voltage, current, temperature, and other critical parameters in Li-lon or Li-Polymer batteries, and reports this information to the system host controller over an SMBus v1.1 compatible interface.

The bq3050 provides software-based 1st-level and 2nd-level safety protection for overvoltage, undervoltage, overtemperature, and overcharge conditions, as well as hardware-based protection for overcurrent in discharge and short circuit in charge and discharge conditions.

SHA-1 authentication with secure memory for authentication keys enables identification of genuine battery packs beyond any doubt.

The compact 38-lead TSSOP package minimizes solution cost and size for smart batteries while providing maximum functionality and safety for battery gauging applications.







This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION

	PART		PACKAGE	PACKAGE	ORDERING I	NFORMATION ⁽¹⁾
T _A	NUMBER	PACKAGE	DESIGNATOR	MARKING	TUBE ⁽²⁾	TAPE AND REEL ⁽³⁾
–40°C to 85°C	bq3050	TSSOP-38	DBT	bq3050	bq3050DBT	bq3050DBTR

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of the document, or see the TI website at www.ti.com.
- (2) A single tube quantity is 50 units.
- (3) A single reel quantity is 2000 units.

THERMAL INFORMATION

		bq3050	
	THERMAL METRIC ⁽¹⁾	TSSOP	UNITS
		38 PINS	
θ _{JA, High K}	Junction-to-ambient thermal resistance (2)	64.2	
$\theta_{JC(top)}$	Junction-to-case(top) thermal resistance (3)	16.5	
θ_{JB}	Junction-to-board thermal resistance (4)	31.2	
Ψ_{JT}	Junction-to-top characterization parameter (5)	0.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter (6)	26.9	
θ _{JC(bottom)}	Junction-to-case(bottom) thermal resistance (7)	n/a	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.



TYPICAL IMPLEMENTATION




Figure 1. bq3050 Implementation



Pin-Out Diagram




Figure 2. bq3050 Pin-Out Diagram

PIN FUNCTIONS

PIN NAME	PIN NUMBER	TYPE ⁽¹⁾	DESCRIPTION
	bq3050-DBT		
CHG	1	0	Charge N-FET gate drive
PCR	2	0	Internal Pre-Charge FET output
BAT	3	Р	Alternate power source
VC1	4	I	Sense input for positive voltage of top most cell in stack and cell balancing input for top most cell in stack
VC2	5	I	Sense input for positive voltage of third lowest cell in stack and cell balancing input for third lowest cell in stack
VC3	6	I	Sense input for positive voltage of second lowest cell in stack and cell balancing input for second lowest cell in stack
VC4	7	I	Sense input for positive voltage of lowest cell in stack and cell balancing input for lowest cell in stack
VSS	8	Р	Device ground
VSS	9	Р	Device ground
TS1	10	Al	Temperature sensor 1 thermistor input
SRP	11	Al	Differential Coulomb Counter input
NC	12		Not internally connected, connect to VSS
SRN	13	Al	Differential Coulomb Counter input
NC	14	_	Not internally connected, connect to VSS
TS2	15	Al	Temperature sensor 2 thermistor input
PRES	16	I	Host system present input
SMBD	17	I/OD	SMBus v1.1 data line

⁽¹⁾ P = Power Connection, O = Digital Output, AI = Analog Input, I = Digital Input, I/OD = Digital Input/Output



PIN FUNCTIONS (continued)

PIN NAME	PIN NUMBER	TYPE ⁽¹⁾	DESCRIPTION
	bq3050-DBT		
NC	18	_	Not internally connected, connect to VSS
SMBC	19	I/OD	SMBus v1.1 clock line
DISP	20	1	Display active input
NC	21	_	Not internally connected, connect to VSS
LED5	22	0	LED display constant current sink
LED4	23	0	LED display constant current sink
LED3	24	0	LED display constant current sink
LED2	25	0	LED display constant current sink
LED1	26	0	LED display constant current sink
RBI	27	Р	RAM backup
REG25	28	Р	2.5-V regulator output
VSS	29	Р	Device ground
VSS	30	Р	Device ground
REG33	31	Р	3.3-V regulator output
TEST	32		Test pin, connect to VSS through 10-kΩ resistor
FUSE	33	0	Fuse drive
PCHGIN	34	1	Internal Pre-Charge FET input
VCC	35	Р	Power supply voltage
GPOD	36	I/OD	High voltage general purpose I/O
PACK	37	Р	Alternate power source
DSG	38	0	Discharge N-FET gate drive



ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature range (unless otherwise noted)(1)

DESCRIPTION	PINS	VALUE
Supply voltage range, V _{MAX}	VCC, PCHGIN, PCR, TEST, PACK w.r.t. Vss	–0.3 V to 34 V
Input voltage range, V _{IN}	VC1, BAT	$V_{VC2} = 0.3 \ V$ to $V_{VC2} + 8.5 \ V$ or $34 \ V$, whichever is lower
	VC2	V _{VC3} – 0.3 V to V _{VC3} + 8.5 V
	VC3	V _{VC4} – 0.3 V to V _{VC4} + 8.5 V
	VC4	V_{SRP} – 0.3 V to V_{SRP} + 8.5 V
	SRP, SRN	-0.3 V to 0.3 V
	LED1, LED2, LED3, LED4, LED5, SMBC, SMBD	V _{SS} – 0.3 V to 6.0 V
	DISP,TS1, TS2, PRES	–0.3 V to V _{REG25} + 0.3 V
Output voltage range, V _O	DSG	-0.3 V to V _{PACK} + 20 V or V _{SS} + 34 V, whichever is lower
	CHG	-0.3 V to V _{BAT} + 20 V or V _{SS} + 34 V, whichever is lower
	GPOD, FUSE	–0.3 V to 34 V
	RBI, REG25	–0.3 V to 2.75 V
	REG33	–0.3 V to 5.0 V
Maximum VSS current, I _{SS}		50 mA
Current for cell balancing, I _{CB}		10 mA
ESD Rating	HBM, VCx Only	1 kV
Functional Temperature, T _{FUNC}		-40 to 110°C
Storage temperature range, T _{STG}		–65 to 150°C
Lead temperature (soldering, 10 s), T _{S0}	OLDER	300°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

			MIN	TYP	MAX	UNIT
Supply voltage		VCC, PACK, PCHGIN, PCR			25	V
		BAT	3.8		V _{VC2} + 5.0	
V _{STARTUP}		Start up voltage at PACK	3.0		5.5	V
V _{IN}	Input voltage	VC1, BAT	V _{VC2}		V _{VC2} + 5.0	V
	range	VC2	V _{VC3}		V _{VC3} + 5.0	
		VC3	V _{VC4}		V _{VC4} + 5.0	
		VC4	V _{SRP}		V _{SRP} + 5.0	
		VCn - VC(n+1), (n=1, 2, 3, 4)	0		5.0	
		PACK			25	
		SRP to SRN	-0.2		0.2	V
C _{REG33}	External 3.3V REG capacitor		1			μF
C _{REG25}	External 2.5V REG capacitor		1			μF
T _{OPR}	Operating temperature		-40		85	°C



ELECTRICAL CHARACTERISTICS: Supply Current

Typical values stated where $T_A = 25^{\circ}C$ and VCC = 14.4 V, Min/Max values stated where $T_A = -40^{\circ}C$ to 85°C and VCC = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{CC}	Normal	CHG on, DSG on, no Flash write		410		μA
	Sleep	CHG on, DSG on, no SBS communication		160		μΑ
		CHG off, DSG off, no SBS communication		80		μΑ
	Shutdown				1	μA

ELECTRICAL CHARACTERISTICS: Power On Reset (POR)

Typical values stated where TA = 25°C and VCC = 14.4 V, Min/Max values stated where $T_A = -40$ °C to 85°C and VCC = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
١	/ _{IT} Negative-going voltage input	At REG25	1.9	2.0	2.1	٧
١	/ _{HYS} POR Hysteresis	At REG25	65	125	165	mV

ELECTRICAL CHARACTERISTICS: WAKE FROM SLEEP

Typical values stated where $T_A = 25^{\circ}C$ and VCC = 14.4 V, Min/Max values stated where $T_A = -40^{\circ}C$ to 85°C and VCC = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	$V_{\text{WAKE}} = 1.2 \text{ mV} \qquad \qquad 0.2 \qquad 1.2$ $V_{\text{WAKE}} = 2.4 \text{ mV} \qquad \qquad 0.4 \qquad 2.4$ $V_{\text{WAKE}} = 2.4 \text{ mV} \qquad \qquad 0.4 \qquad 2.4$	V _{WAKE} = 1.2 mV	0.2	1.2	2.0	mV
\/		3.6				
V_{WAKE}	V _{WAKE} Inresnoid	V _{WAKE} = 5 mV	2.0	5.0	2.0	
		V _{WAKE} = 10 mV	5.3	10		
V _{WAKE_TCO}	Temperature drift of VWAKE accuracy			0.5		%/°C
t _{WAKE}	Time from application of current and wake of bq3050			0.2	1	ms

ELECTRICAL CHARACTERISTICS: RBI RAM Backup

Typical values stated where TA = 25°C and VCC = 14.4 V, Min/Max values stated where $T_A = -40$ °C to 85°C and VCC = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _(RBI)		VRBI > V _{(RBI)MIN} , VCC < VIT		20	1100	nA
	RBI data-retention input current	VRBI > V _{(RBI)MIN} , VCC < VIT, T _A = 0°C to 70°C			500	
V _(RBI)	RBI data-retention voltage		1			V

ELECTRICAL CHARACTERISTICS: 3.3V Regulator

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Regulator output voltage	$3.8 \text{ V} < \text{VCC or BAT} \le 5 \text{ V},$ $I_{\text{CC}} \le 4 \text{ mA}$	2.4		3.5	V
V _{REG33}		$5V < VCC$ or BAT $\leq 6.8 V$, $I_{CC} \leq 13 \text{ mA}$	3.1	3.3	3.5	V
		$6.8 \text{ V} < \text{VCC or BAT} \le 20 \text{ V},$ $I_{\text{CC}} \le 30 \text{ mA}$	3.1	3.3	3.5	V
I _{REG33}	Regulator output current		2			mA
$\Delta V_{(VDDTEMP)}$	Regulator output change with temperature	VCC or BAT = 14.4 V, I _{REG33} = 2 mA		0.2		%



ELECTRICAL CHARACTERISTICS: 3.3V Regulator (continued)

Typical values stated where $T_A = 25^{\circ}C$ and VCC = 14.4 V, Min/Max values stated where $T_A = -40^{\circ}C$ to 85°C and VCC = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
$\Delta V_{(VDDLINE)}$	Line regulation	VCC or BAT = 14.4 V, I _{REG33} = 2 mA		1	13	mV		
$\Delta V_{(VDDLOAD)}$	Load regulation	VCC or BAT = 14.4 V, I _{REG33} = 2 mA		5	18	mV		
	Commont limit	VCC or BAT = 14.4 V, V _{REG33} = 3 V			70	A		
(REG33MAX)	Current limit	VCC or BAT = 14.4 V, V _{REG33} = 0 V			33	mA mA		

ELECTRICAL CHARACTERISTICS: 2.5V Regulator

Typical values stated where TA = 25°C and VCC = 14.4 V, Min/Max values stated where $T_A = -40$ °C to 85°C and VCC = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{REG25}	Regulator output voltage	I _{REG25} = 10 mA	2.35	2.5	2.55	V
I _{REG25}	Regulator Output Current		3			mA
$\Delta V_{(VDDTEMP)}$	Regulator output change with temperature	VCC or BAT = 14.4 V, I _{REG25} = 2 mA		0.25		%
$\Delta V_{(VDDLINE)}$	Line regulation	VCC or BAT = 14.4 V, I _{REG25} = 2 mA		1	4	mV
$\Delta V_{(VDDLOAD)}$	Load regulation	VCC or BAT = 14.4 V, I _{REG25} = 2 mA		20	40	mV
I _(REG33MAX)	Current limit	VCC or BAT = 14.4 V, V _{REG25} = 2.3 V			65	A
		VCC or BAT = 14.4 V, V _{REG25} = 0 V			23	mA

ELECTRICAL CHARACTERISTICS: DISP, PRES, SMBD, SMBC

Typical values stated where $T_A = 25^{\circ}C$ and VCC = 14.4 V, Min/Max values stated where $T_A = -40^{\circ}C$ to 85°C and VCC = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IH}	High-level input	DISP, PRES, SMBD, SMBC	2.0			V
V _{IL}	Low-level input	DISP, PRES, SMBD, SMBC			0.8	V
V _{OL}	Low-level output voltage	SMBD, SMBC			0.4	V
C _{IN}	Input capacitance	DISP, PRES, SMBD, SMBC		5		pF
I_{LKG}	Input leakage current	DISP, PRES, SMBD, SMBC			1	μΑ
I _{WPU}	Weak Pull Up Current	$\overline{\text{PRES}}$, $V_{\text{OH}} = V_{\text{REG25}} - 0.5 \text{ V}$,	60		120	μΑ
I _(DISP)	DISP source currents	DISP active, DISP = V _{REG25} - 0.6 V	-3			mA
I _{LKG(DISP)}	DISP leakage current	DISP inactive	-0.22		0.22	μΑ
R _{PD(SMBx)}	SMBC, SMBD Pull-Down	$T_A = -40 \text{ to } 100^{\circ}\text{C}$	550	775	1000	kΩ

ELECTRICAL CHARACTERISTICS: CHG, DSG FET Drive

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _(FETON)	Output voltage, charge, and discharge FETs on	$V_{O(FETONDSG)} = V_{(DSG)} - V_{PACK}, V_{GS}$ connect 10 M Ω , VCC 3.8 V to 8.4 V	8.0	9.7	12	V
		$V_{O(FETONDSG)} = V_{(DSG)} - V_{PACK}, V_{GS}$ connect 10 M Ω , VCC > 8.4 V	9.0	11	12	V
		$V_{O(FETONCHG)} = V_{(CHG)} - V_{BAT}, V_{GS}$ connect 10 M Ω , VCC 3.8 V to 8.4 V	8.0	9.7	12	V
		$V_{O(FETONCHG)} = V_{(CHG)} - V_{BAT}, V_{GS}$ connect 10 M Ω , VCC > 8.4 V	9.0	11	12	V
V _(FETOFF)	Output voltage, charge and discharge FETs off	$VO_{(FETOFFDSG)} = V_{(DSG)} - V_{PACK}$	-0.4		0.4	V
		$V_{O(FETOFFCHG)} = V_{(CHG)} - V_{BAT}$	-0.4		0.4	V



ELECTRICAL CHARACTERISTICS: CHG, DSG FET Drive (continued)

Typical values stated where $T_A = 25^{\circ}C$ and VCC = 14.4 V, Min/Max values stated where $T_A = -40^{\circ}C$ to 85°C and VCC = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tr	Diserting	C_L = 4700 pF R_G = 5.1 kΩ VCC < 8.4 V_{DSG} : V_{BAT} to V_{BAT} + 4 V V_{CHG} : V_{PACK} to V_{PACK} + 4 V		800	1400	μs
	Rise time	$C_L = 4700 \text{ pF}$ $R_G = 5.1 \text{ k}\Omega$ $VCC > 8.4$ $V_{DSG} : V_{BAT} \text{ to } V_{BAT} + 4 \text{ V}$ $V_{CHG} : V_{PACK} \text{ to } V_{PACK} + 4 \text{ V}$		200	500	μs
t _f	Fall time	$\begin{array}{c} C_L \! = \! 4700 \text{ pF} \\ R_G \! = \! 5.1 \text{ k}\Omega \\ V_{DSG} \! : V_{BAT} + V_{O(\text{FETONDSG})} \text{ to } V_{BAT} \\ + 1 \text{ V} \\ V_{CHG} \! : V_{PACK} + V_{O(\text{FETONCHG})} \text{ to} \\ V_{PACK} + 1 \text{ V} \end{array}$		80	200	μs

ELECTRICAL CHARACTERISTICS: INTERNAL PRE-CHARGE LIMITING

Typical values stated where $T_A = 25^{\circ}C$ and VCC = 14.4 V, Min/Max values stated where $T_A = -40^{\circ}C$ to 85°C and VCC = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{PCHGMAX}	Maximum Pre-charge current	3-cell and 4-cell configuration			100	mA
R _{PCHG RDS}	I O O O O Internal Dre-charge FF I DING IN	V _{DS(PRECHG)} ≥ 1 V, VCC < 8.4 V	30	55	85	Ω
ON		V _{DS(PRECHG)} ≥ 1 V, VCC ≥ 8.4 V	15	30	55	Ω

ELECTRICAL CHARACTERISTICS: GPOD

Typical values stated where $T_A = 25^{\circ}C$ and VCC = 14.4 V, Min/Max values stated where $T_A = -40^{\circ}C$ to 85°C and VCC = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{PU_GPOD}	GPOD Pull-Up Voltage				V _{CC}	V
V _{OL_GPOD}	GPOD Output Voltage Low	I _{OL} = 1 mA	0.3			V

ELECTRICAL CHARACTERISTICS: FUSE

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH(FUSE)} High Level FUSE Output	High Lavial FUCE Output	VCC = 3.8 V to 9 V	2.4		8.5	V
	High Level FOSE Output	VCC = 9 V to 25 V	7	8	9	V
	Weak pull-up current in off state ⁽¹⁾		2.8			V
V _{IH(FUSE)}				100		nA
t _{R(FUSE)}	FUSE Output Rise Time	C _L = 1 nF, VCC = 9 V to 25 V, V _{OH(FUSE)} = 0 V to 5 V		5	20	μs
Z _{O(FUSE)}	FUSE Output Impedance			2	5	kΩ

⁽¹⁾ Verified by design. Not production tested.



ELECTRICAL CHARACTERISTICS: LED5, LED4, LED3, LED2, LED1

Typical values stated where $T_A = 25^{\circ}C$ and VCC = 14.4 V, Min/Max values stated where $T_A = -40^{\circ}C$ to 85°C and VCC = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
C _{IN}	Input capacitance			5		pF
I_{LKG}	Input leakage current				1	μA
I _{OL} Lo		VOL = 0.4 V, 3 mA setting	2.5	3.5	4.5	mA
	Low-level output current	VOL = 0.4 V, 4 mA setting	3.0	4.5	6.0	mA
		VOL = 0.4 V, 5 mA setting	3.5	5.5	7.5	mA
I _{LEDx}	Current matching between LEDx			0.1		mA

ELECTRICAL CHARACTERISTICS: COULOMB COUNTER

Typical values stated where $T_A = 25^{\circ}C$ and VCC = 14.4 V, Min/Max values stated where $T_A = -40^{\circ}C$ to 85°C and VCC = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IN}	Input voltage range	SRP – SRN	-0.20		0.25	V
	Conversion time	Single conversion		250		ms
	Resolution (no missing codes)		16			Bits
	Effective resolution	Single conversion, signed	15			Bits
	Offset error	Post calibrated		10		μV
	Offset error drift			0.3	0.5	μV/°C
	Full-scale error		-0.8%	0.2%	0.8%	
	Full-scale error drift				150	PPM/°C
	Effective input resistance		2.5			mΩ

ELECTRICAL CHARACTERISTICS: VC1, VC2, VC3, VC4

Typical values stated where $T_A = 25^{\circ}C$ and VCC = 14.4 V, Min/Max values stated where $T_A = -40^{\circ}C$ to 85°C and VCC = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Input voltage range	VC4 – VC3, VC3 – VC2, VC2 – VC1, VC1 – VSS	-0.20		8	V
V_{IN}	Conversion time	Single conversion		32		ms
	Resolution (no missing codes)		16			Bits
	Effective resolution	Single conversion, signed	15			Bits
R _(BAL)	$R_{DS(ON)}$ for internal FET at V_{DS} > 2 V	V _{DS} = VC4 - VC3, VC3 - VC2, VC2 - VC1, VC1 - VSS	200	310	430	Ω
	$R_{DS(ON)}$ for internal FET at V_{DS} > 4 V	V _{DS} = VC4 - VC3, VC3 - VC2, VC2 - VC1, VC1 - VSS	60	125	230	Ω

ELECTRICAL CHARACTERISTICS: TS1, TS2

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R	Internal Pull Up Resistor		16.5	17.5	19.0	ΚΩ
R _{DRIFT}	Internal Pull Up Resistor Drift From 25°C				200	PPM/°C
R _{PAD}	Internal Pin Pad resistance			84		Ω



ELECTRICAL CHARACTERISTICS: TS1, TS2 (continued)

Typical values stated where $T_A = 25^{\circ}C$ and VCC = 14.4 V, Min/Max values stated where $T_A = -40^{\circ}C$ to 85°C and VCC = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Input voltage range	TS1 – VSS, TS2 – VSS	-0.20		0.8 × V _{REG25}	V
V _{IN}	Conversion Time			16		ms
	Resolution (no missing codes)		16			Bits
	Effective resolution		11	12		Bits

ELECTRICAL CHARACTERISTICS: Internal Temperature Sensor

Typical values stated where $T_A = 25^{\circ}C$ and VCC = 14.4 V, Min/Max values stated where $T_A = -40^{\circ}C$ to 85°C and VCC = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Temperature sensor voltage		-1.9	-2.0	-2.1	mV/°C
\/	Conversion Time			16		ms
V _(TEMP)	Resolution (no missing codes)		16			Bits
	Effective resolution		11	12		Bits

ELECTRICAL CHARACTERISTICS: Internal Thermal Shutdown

Typical values stated where $T_A = 25^{\circ}C$ and VCC = 14.4 V, Min/Max values stated where $T_A = -40^{\circ}C$ to 85°C and VCC = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
T _{MAX1}	Maximum PCHG temperature		110		150	°C
T _{MAX2}	Maximum REG33 temperature		125		175	
T _{RECOVER}	Recovery hysteresis temperature			10		°C
t _{PROTECT}	Protection time			5		μs

ELECTRICAL CHARACTERISTICS: High Frequency Oscillator

Typical values stated where TA = 25°C and VCC = 14.4 V, Min/Max values stated where $T_A = -40$ °C to 85°C and VCC = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _(OSC)	Operating frequency of CPU Clock			4.194		MHz
f _(EIO)	Fragues 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	$T_A = -20^{\circ}C$ to $70^{\circ}C$	-2%	±0.25%	2%	
	Frequency error ⁽¹⁾⁽²⁾	$T_A = -40^{\circ}C$ to $85^{\circ}C$	-3%	±0.25%	3%	
t _(SXO)	Start-up time ⁽³⁾	$T_A = -25$ °C to 85°C		3	6	ms

- (1) The frequency error is measured from 4.194 MHz.
- (2) The frequency drift is included and measured from the trimmed frequency at $V_{REG25} = 2.5V$, $T_A = 25$ °C.
- 3) The startup time is defined as the time it takes for the oscillator output frequency to be ±3% when the device is already powered.

ELECTRICAL CHARACTERISTICS: Low Frequency Oscillator

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _(LOSC)	Operating frequency			32.768		kHz
f _(LEIO)	Frague 201 orror (1)(2)	$T_A = -20$ °C to 70°C	-1.5%	±0.25%	1.5%	
	Frequency error ⁽¹⁾⁽²⁾	$T_A = -40$ °C to 85°C	-2.5%	±0.25%	2.5%	
t _(LSXO)	Start-up time ⁽³⁾	$T_A = -25$ °C to 85°C			100	μs

- (1) The frequency drift is included and measured from the trimmed frequency at VCC = 2.5V, $T_A = 25^{\circ}$ C.
- (2) The frequency error is measured from 32.768 kHz.
- (3) The startup time is defined as the time it takes for the oscillator output frequency to be ±3%.



ELECTRICAL CHARACTERISTICS: Internal Voltage Reference

Typical values stated where $T_A = 25^{\circ}C$ and VCC = 14.4 V, Min/Max values stated where $T_A = -40^{\circ}C$ to 85°C and VCC = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{REF}	Internal Reference Voltage		1.215	1.225	1.230	V
V Internal Defenses as N	Internal Deference Voltage Drift	$T_A = -25^{\circ}C$ to $85^{\circ}C$		±80		PPM/°C
V _{REF_DRIFT}	Internal Reference Voltage Drift	$T_A = 0$ °C to 60 °C		±50		PPM/°C

ELECTRICAL CHARACTERISTICS: Flash

Typical values stated where $T_A = 25^{\circ}C$ and VCC = 14.4 V, Min/Max values stated where $T_A = -40^{\circ}C$ to 85°C and VCC = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER ⁽¹⁾	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Data retention		10			Years
		Data Flash	20k			Cycles
	Flash programming write-cycles	Instruction Flash	1k			Cycles
I _{CC(PROG_DF)}	Data Flash-write supply current	$T_A = -40$ °C to 85°C		3	4	mA
I _{CC(ERASE_DF)}	Data Flash-erase supply current	$T_A = -40$ °C to 85°C		3	18	mA

⁽¹⁾ Verified by design. Not production tested.

ELECTRICAL CHARACTERISTICS: OCD Current Protection

Typical values stated where $T_A = 25^{\circ}C$ and VCC = 14.4 V, Min/Max values stated where $T_A = -40^{\circ}C$ to 85°C and VCC = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V	OCD detection threshold voltage range, typical	RSNS = 0	50		200	mV
V _(OCD)		RSNS = 1	25		100	mV
$\Delta V_{(OCDT)}$	OCD detection threshold voltage	RSNS = 0		10		mV
	program step	RSNS = 1		5		mV
V _(OFFSET)	OCD offset		-10		10	mV
V _(Scale_Err)	OCD scale error		-10		10	%
t _(OCDD)	Over Current in Discharge Delay		1		31	ms
t _(OCDD_STEP)	OCDD Step options			2		ms
t _(DETECT)	Current fault detect time	VSRP - SRN = VTHRESH + 12.5 mV			160	μs
t _{ACC}	Over Current and Short Circuit delay time accuracy	Accuracy of typical delay time	-20		20	%

ELECTRICAL CHARACTERISTICS: SCD1 Current Protection

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V	SCD1 detection threshold	RSNS = 0	100		450	mV
V _(SDC1)	voltage range, typical	RSNS = 1	50		225	mV
A)/	SCD1 detection threshold	RSNS = 0		50		mV
$\Delta V_{(SCD1T)}$	voltage program step	RSNS = 1		25		mV
V _(OFFSET)	SCD1 offset		-10		10	mV
V _(Scale_Err)	SCD1 scale error		-10		10	%
	Short Circuit in Discharge Delay	AFE.STATE_CNTL[SCDDx2] = 0	0		915	μs
t(SCD1D)	Short Circuit in Discharge Delay	AFE.STATE_CNTL[SCDDx2] = 1	0		1830	μs
	CCD4D Cton ontions	AFE.STATE_CNTL[SCDDx2] = 0		61		μs
t(SCD1D_STEP)	SCD1D Step options	AFE.STATE_CNTL[SCDDx2] = 1		122		μs
t _(DETECT)	Current fault detect time	VSRP - SRN = VTHRESH + 12.5 mV			160	μs



ELECTRICAL CHARACTERISTICS: SCD1 Current Protection (continued)

Typical values stated where $T_A = 25^{\circ}C$ and VCC = 14.4 V, Min/Max values stated where $T_A = -40^{\circ}C$ to 85°C and VCC = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t⊿	Over Current and Short Circuit delay time accuracy	Accuracy of typical delay time	-20		20	%

ELECTRICAL CHARACTERISTICS: SCD2 Current Protection

Typical values stated where $T_A = 25^{\circ}C$ and VCC = 14.4 V, Min/Max values stated where $T_A = -40^{\circ}C$ to 85°C and VCC = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	SCD2 detection threshold	RSNS = 0	100		450	mV
$V_{(SDC2)}$	voltage range, typical	RSNS = 1	50		225	mV
$\Delta V_{(SCD2T)}$	SCD2 detection threshold	RSNS = 0		50		mV
	voltage program step	RSNS = 1		25		mV
V _(OFFSET)	SCD2 offset		-10		10	mV
V _(Scale_Err)	SCD2 scale error		-10		10	%
	Short Circuit in Discharge Delay	AFE.STATE_CNTL[SCDDx2] = 0	0		458	μs
t(SCD1D)		AFE.STATE_CNTL[SCDDx2] = 1	0		915	μs
	00000 01-1-1-1-1-1	AFE.STATE_CNTL[SCDDx2] = 0		30.5		μs
t(SCD2D_STEP)	SCD2D Step options	AFE.STATE_CNTL[SCDDx2] = 1		61		μs
t _(DETECT)	Current fault detect time	VSRP - SRN = VTHRESH + 12.5 mV			160	μs
t _{ACC}	Over Current and Short Circuit delay time accuracy	Accuracy of typical delay time	-20		20	%

ELECTRICAL CHARACTERISTICS: SCC Current Protection

Typical values stated where $T_A = 25^{\circ}C$ and VCC = 14.4 V, Min/Max values stated where $T_A = -40^{\circ}C$ to 85°C and VCC = 3.8 V to 25 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
\/	SCC detection threshold voltage range, typical	RSNS = 0	-100		-300	mV
V _(SCCT)		RSNS = 1	-50		-225	mV
$\Delta V_{(SCCDT)}$	SCC detection threshold voltage	RSNS = 0		- 50		mV
	program step	RSNS = 1		-25		mV
V _(OFFSET)	SCC offset		-10		10	mV
V _(Scale_Err)	SCC scale error		-10		10	%
t _(SCCD)	Short Circuit in Charge Delay		0		915	ms
t(SCCD_STEP)	SCCD Step options			61		ms
t _(DETECT)	Current fault detect time	VSRP - SRN = VTHRESH + 12.5 mV			160	μs
t _{ACC}	Over Current and Short Circuit delay time accuracy	Accuracy of typical delay time	-20		20	%

ELECTRICAL CHARACTERISTICS: SBS Timing Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{SMB}	SMBus operating frequency	Slave mode, SMBC 50% duty cycle	10		100	kHz
f _{MAS}	SMBus master clock frequency	Master mode, no clock low slave extend		51.2		kHz
t _{BUF}	Bus free time between start and stop		4.7			μs
t _{HD:STA}	Hold time after (repeated) start		4.0			μs



ELECTRICAL CHARACTERISTICS: SBS Timing Characteristics (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{SU:STA}	Repeated start setup time		4.7			μs
t _{SU:STO}	Stop setup time		4.0			μs
t _{HD:DAT}	Data hold time		300			ns
t _{SU:DAT}	Data setup time		250			ns
t _{TIMEOUT}	Error signal/detect	See ⁽¹⁾	25		35	ms
t _{LOW}	Clock low period		4.7			μs
t _{HIGH}	Clock high period	See ⁽²⁾			Disabled	
t _{HIGH}	Clock high period	See ⁽²⁾	4.0		50	μs
t _{LOW:SEXT}	Cumulative clock low slave extend time	See ⁽³⁾			25	ms
t _{LOW:MEXT}	Cumulative clock low master extend time	See ⁽⁴⁾			10	ms
t _F	Clock/data fall time	See ⁽⁵⁾			300	ns
t _R	Clock/data rise time	See ⁽⁶⁾			1000	ns

- (1)
- The bq3050 times out when any clock low exceeds $t_{TIMEOUT}$. t_{HIGH} , Max, is the minimum bus idle time. SMBC = 1 for t > 50 μ s causes reset of any transaction involving bq3050 that is in progress. This specification is valid when the THIGH_VAL=0. If THIGH_VAL = 1, then the value of THIGH is set by THIGH_1,2 and the timeout is (2)not SMBus standard.
- t_{LOW:SEXT} is the cumulative time a slave device is allowed to extend the clock cycles in one message from initial start to the stop.
- (4) t_{LOW:MEXT} is the cumulative time a master device is allowed to extend the clock cycles in one message from initial start to the stop.
- Rise time tR = $V_{ILMAX} 0.15$) to $(V_{IHMIN} + 0.15)$ Fall time tF = $0.9 V_{DD}$ to $(V_{ILMAX} 0.15)$




Figure 3. SMBus Timing Diagram



FEATURE SET

Primary (1st Level) Safety Features

The bq3050 supports a wide range of battery and system protection features that can easily be configured. The primary safety features include:

- · Cell Overvoltage/Undervoltage Protection
- · Charge and Discharge Overcurrent
- Short-Circuit
- Charge and Discharge Over-Temperature
- AFE Watchdog

Secondary (2nd Level) Safety Features

The secondary safety features of the bq3050 can be used to indicate more serious faults via the FUSE pin. This pin can be used to blow an in-line fuse to permanently disable the battery pack from charging or discharging. The secondary safety protection features include:

- Safety Overvoltage
- · Safety Overcurrent in Charge and Discharge
- · Safety Over-Temperature in Charge and Discharge
- · Charge FET, Discharge FET, and Pre-Charge FET Faults
- Cell Imbalance Detection
- Fuse Blow by Secondary Voltage Protection IC
- AFE Register Integrity Fault (AFE_P)
- AFE Communication Fault (AFE_C)

Charge Control Features

The bq3050 charge control features include:

- Supports JEITA temperature ranges. Reports charging voltage and charging current according to the active temperature range
- Handles more complex charging profiles. Allows for splitting the standard temperature range into two sub-ranges and allows for varying the charging current according to the cell voltage
- Reports the appropriate charging current needed for constant current charging and the appropriate charging voltage needed for constant voltage charging to a smart charger using SMBus broadcasts
- Reduce the charge difference of the battery cells in fully charged state of the battery pack gradually using a
 voltage-based cell balancing algorithm during charging. A voltage threshold can be set up for cell balancing to
 be active. This prevents fully charged cells from overcharging and causing excessive degradation and also
 increases the usable pack energy by preventing premature charge termination.
- · Supports pre-charging/zero-volt charging
- Supports charge inhibit and charge suspend if battery pack temperature is out of temperature range
- Reports charging fault and also indicate charge status via charge and discharge alarms

Gas Gauging

The bq3050 uses the CEDV algorithm to measure and calculate the available capacity in battery cells. The bq3050 accumulates a measure of charge and discharge currents and compensates the charge current measurement for the temperature and state-of-charge of the battery. The bq3050 estimates self-discharge of the battery and also adjusts the self-discharge estimation based on temperature. See the *bq3050 Technical Reference Manual (SLUU440)* for further details.

Lifetime Data Logging Features

The bg3050 offers limited lifetime data logging for the following critical battery parameters:

- Lifetime Maximum Temperature
- Lifetime Minimum Temperature



- Lifetime Maximum Battery Cell Voltage
- · Lifetime Minimum Battery Cell Voltage

Authentication

- The bq3050 supports authentication by the host using SHA-1.
- SHA-1 authentication by the gas gauge is required for unsealing and full access.

Power Modes

The bq3050 supports three power modes to reduce power consumption:

- In Normal Mode, the bq3050 performs measurements, calculations, protection decisions, and data updates in 0.25-second intervals. Between these intervals, the bq3050 is in a reduced power stage.
- In Sleep Mode, the bq3050 performs measurements, calculations, protection decisions, and data updates in adjustable time intervals. Between these intervals, the bq3050 is in a reduced power stage. The bq3050 has a wake function that enables exit from Sleep mode when current flow or failure is detected.
- In Shutdown Mode, the bg3050 is completely disabled.

Configuration

Oscillator Function

The bq3050 fully integrates the system oscillators and does not require any external components to support this feature.

System Present Operation

The bq3050 checks the PRES pin periodically (1s). If PRES input is pulled to ground by the external system, the bq3050 detects this as system present.

2-, 3-, or 4-Cell Configuration

In a 2-cell configuration, VC1 is shorted to VC2 and VC3. In a 3-cell configuration, VC1 is shorted to VC2.

Cell Balancing


The device supports cell balancing by bypassing the current of each cell during charging or at rest. If the device's internal bypass is used, up to 10 mA can be bypassed and multiple cells can be bypassed at the same time. Higher cell balance current can be achieved by using an external cell balancing circuit. In external cell balancing mode, only one cell at a time can be balanced.

The cell balancing algorithm determines the amount of charge needed to be bypassed to balance the capacity of all cells.

Internal Cell Balancing


When internal cell balancing is configured, the cell balance current is defined by the external resistor R_{VC} at the VCx input.





External Cell Balancing

When external cell balancing is configured, the cell balance current is defined by R_{B} . Only one cell at a time can be balanced.





BATTERY PARAMETER MEASUREMENTS

Charge and Discharge Counting

The bq3050 uses an integrating delta-sigma analog-to-digital converter (ADC) for current measurement, and a second delta-sigma ADC for individual cell and battery voltage and temperature measurement.

The integrating delta-sigma ADC measures the charge/discharge flow of the battery by measuring the voltage drop across a small-value sense resistor between the SR1 and SR2 pins. The integrating ADC measures bipolar signals from -0.25 V to 0.25 V. The bq3050 detects charge activity when $V_{SR} = V_{(SRP)} - V_{(SRN)}$ is positive, and discharge activity when $V_{SR} = V_{(SRP)} - V_{(SRN)}$ is negative. The bq3050 continuously integrates the signal over time, using an internal counter. The fundamental rate of the counter is 0.65 nVh.

Voltage

The bq3050 updates the individual series cell voltages at 0.25-second intervals. The internal ADC of the bq3050 measures the voltage, and scales and calibrates it appropriately. This data is also used to calculate the impedance of the cell for the CEDV gas-gauging.

Current

The bq3050 uses the SRP and SRN inputs to measure and calculate the battery charge and discharge current using a 5-m Ω to 20-m Ω typ. sense resistor.

Auto Calibration

The bq3050 provides an auto-calibration feature to cancel the voltage offset error across SRN and SRP for maximum charge measurement accuracy. The bq3050 performs auto-calibration when the SMBus lines stay low continuously for a minimum of 5 s.

Temperature

The bq3050 has an internal temperature sensor and inputs for two external temperature sensors. All three temperature sensor options are individually enabled and configured for cell or FET temperature. Two configurable thermistor models are provided to allow the monitoring of cell temperature in addition to FET temperature, which may be of a higher temperature type.

Communications

The bq3050 uses SMBus v1.1 with Master Mode and packet error checking (PEC) options per the SBS specification.

SMBus On and Off State

The bq3050 detects an SMBus off state when SMBC and SMBD are low for two or more seconds. Clearing this state requires that either SMBC or SMBD transition high. The communication bus will resume activity within 1ms.


SBS Commands

See the bg3050 Technical Reference Manual (SLUU440) for further details.



APPLICATION SCHEMATIC









REVISION HISTORY

CI	Changes from Original (January 2011) to Revision A					
•	Changed Block Diagram	3				
•	Changed TS2 pin number	4				
•	Changed TEST pin resistor value	5				
•	Changed schematic	20				



PACKAGE OPTION ADDENDUM



10-Feb-2012

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
BQ3050DBT	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
BQ3050DBTR	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ3050DBTR	TSSOP	DBT	38	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2012




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ3050DBTR	TSSOP	DBT	38	2000	367.0	367.0	38.0

DBT (R-PDSO-G38)

PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-153.



DBT (R-PDSO-G38)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Applications

Products Audio www.ti.com/audio **Amplifiers** amplifier.ti.com **Data Converters** dataconverter.ti.com **DLP® Products** www.dlp.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com

www.ti-rfid.com **OMAP Mobile Processors** www.ti.com/omap

Wireless Connectivity www.ti.com/wirelessconnectivity Automotive and Transportation www.ti.com/automotive www.ti.com/communications Communications and Telecom Computers and Peripherals www.ti.com/computers Consumer Electronics www.ti.com/consumer-apps **Energy and Lighting** www.ti.com/energy Industrial www.ti.com/industrial Medical www.ti.com/medical Security www.ti.com/security

Space, Avionics and Defense www.ti.com/space-avionics-defense Video and Imaging www.ti.com/video

e2e.ti.com

TI E2E Community