Overvoltage Protection for 2-Series to 4-Series Cell Li-Ion Batteries with External Delay Capacitor

Check for Samples: bq771600, bq771601, bq771602

FEATURES

- **2-, 3-, and 4-Series Cell Overvoltage Protection**
- **External Capacitor-Programmed Delay Timer**
- **Fixed OVP Threshold**
- **High-Accuracy Overvoltage Protection: ±10 mV**
- **Low Power Consumption $I_{CC} \approx 1~\mu A$ ($V_{CELL(ALL)} < V_{PROTECT}$)**
- **Low Leakage Current Per Cell Input < 100 nA**
- **Small Package Footprint**
  - **8-pin QFN (3 mm x 4 mm)**

APPLICATIONS

- **Power Tools**
- **UPS Battery Backup**
- **Light Electric Vehicles**
  - eBike
  - eScooter
  - Pedal Assist Bicycles

DESCRIPTION

The bq7716xy family of products is an overvoltage monitor and protector for Li-Ion battery pack systems. Each cell is monitored independently for an overvoltage condition.

In the bq7716xy device, an external delay timer is initiated upon detection of an overvoltage condition on any cell. Upon expiration of the delay timer, the output is triggered into its active state (either high or low, depending on the configuration). The external delay timer feature also includes the ability to detect an open or shorted delay capacitor on the CD pin, which will similarly trigger the output driver in an overvoltage condition.

For quicker production-line testing, the bq7716xy device provides a Customer Test Mode with greatly reduced delay time.


Figure 1. bq7716xy Pinout

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

T$_A$	Part Number	Package	Package Designator	OVP (V)	OV Hysteresis (V)	Output Drive	Tape and Reel (Large)	Tape and Reel (Small)
−40°C to 110°C	bq771600	8-pin QFN	DPJ	4.300	0.300	CMOS Active High	bq771600DPJR	bq771600DPJT
	bq771601			4.225	0.050	CMOS Active High	bq771601DPJR	bq771601DPJT
	bq771602			4.225	0.050	NCH Active Low, Open Drain	bq771602DPJR	bq771602DPJT
	bq771603[1]			4.325	0.050	NCH Active Low, Open Drain	bq771603DPJR	bq771603DPJT
	bq7716xy[2]			3.850–4.650	0–0.300	CMOS Active High or NCH Active Low, Open Drain	bq7716xyTBD	bq7716xyTBD

(1) Product Preview only
(2) Future Option, contact TI.

THERMAL INFORMATION

THERMAL METRIC[1]		bq7716xy	UNITS
		8 PINS	
θ$_{JA}$	Junction-to-ambient thermal resistance	56.6	°C/W
θ$_{JC(top)}$	Junction-to-case(top) thermal resistance	56.4	
θ$_{JB}$	Junction-to-board thermal resistance	30.6	
ψ$_{JT}$	Junction-to-top characterization parameter	1.0	
ψ$_{JB}$	Junction-to-board characterization parameter	37.8	
θ$_{JC(bottom)}$	Junction-to-case(bottom) thermal resistance	11.3	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

PIN FUNCTIONS

bq771600	Pin Name	Type I/O	Description
1	VDD	P	Power supply
2	V4	I	Sense input for positive voltage of the fourth cell from the bottom of the stack
3	V3	I	Sense input for positive voltage of the third cell from the bottom of the stack
4	V2	I	Sense input for positive voltage of the second cell from the bottom of the stack
5	V1	I	Sense input for positive voltage of the lowest cell in the stack
6	VSS	P	Electrically connected to IC ground and negative terminal of the lowest cell in the stack
7	CD	I/O	External capacitor connection for delay timer
8	OUT	OA	Output drive for overvoltage fault signal

PIN DETAILS

In the bq7716xy device, each cell is monitored independently. Overvoltage is detected by comparing the actual cell voltage to a protection voltage reference, V_{OV}. If any cell voltage exceeds the programmed OV value, a timer circuit is activated. This timer circuit charges the CD pin to a nominal value, then slowly discharges it with a fixed current back down to VSS. When the CD pin falls below a nominal threshold near VSS, the OUT terminal goes from inactive to active state. Additionally, a timeout detection circuit checks to ensure that the CD pin successfully begins charging to above VSS and subsequently drops back down to VSS, and if a timeout error is detected in either direction, it will similarly trigger the OUT pin to become active. See Figure 2 for reference.

For an NCH Open Drain Active Low configuration, the OUT pin pulls down to VSS when active (OV present) and is high impedance when inactive (no OV).


Figure 2. Timing for Overvoltage Sensing

Figure 3 shows the behavior of the CD pin during an OV sequence.

Figure 3. CD Pin Mechanism

Sense Positive Input for Vx

This is an input to sense each single battery cell voltage. A series resistor and a capacitor across the cell for each input is required for noise filtering and stable voltage monitoring.

Output Drive, OUT

This terminal serves as the fault signal output, and may be ordered in either active HIGH or LOW options.

Supply Input, VDD

This terminal is the unregulated input power source for the IC. A series resistor is connected to limit the current, and a capacitor is connected to ground for noise filtering.

External Delay Capacitor, CD

This terminal is connected to an external capacitor that is used for setting the delay timer during an overvoltage fault event.

The CD pin includes a timeout detection circuit to ensure that the output drives active even with a shorted or open capacitor during an overvoltage event.

The capacitor connected on the CD pin rapidly charges to a voltage if any one of the cell inputs exceeds the OV threshold. Then the delay circuit gradually discharges the capacitor on the CD pin. Once this capacitor discharges below a set voltage, the OUT transitions from an inactive to active state.

To calculate the delay, use the following equation:

t_{CD} (sec) = K * C_{CD} (µF), where K = 10 to 20 range.   (1)

Example: If C_{CD}= 0.1 µF (typical), then the delay timer range is

t_{CD} (sec) = 10 * 0.1 = 1 s (Minimum)

t_{CD} (sec) = 20 * 0.1 = 2 s (Maximum)

NOTE
The tolerance on the capacitor used for C_{CD} increases the range of the t_{CD} timer.

FUNCTIONAL BLOCK DIAGRAM

ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature range (unless otherwise noted)[1]

PARAMETER	CONDITION	VALUE/UNIT
Supply voltage range	VDD–VSS	−0.3 to 30 V
Input voltage range	V4–V3, V3–V2, V2–V1, V1–VSS, or CD–VSS	−0.3 to 30 V
Output voltage range	OUT–VSS	−0.3 to 30 V
Continuous total power dissipation, P_{TOT}		See package dissipation rating.
Functional temperature		−40 to 110°C
Storage temperature range, T_{STG}		−65 to 150°C
Lead temperature (soldering, 10 s), T_{SOLDER}		300°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings
     only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating
     conditions" is not implied. Exposure to absolute-maximum–rated conditions for extended periods may affect device reliability.

bq771600, bq771601, bq771602

RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range (unless otherwise noted)

PARAMETER		MIN	NOM	MAX	UNIT
Supply voltage, V_{DD}[1]		3		20	V
Input voltage range	V4–V3, V3–V2, V2–V1, V1–VSS, or CD–VSS	0		5	V
Operating ambient temperature range, T_A		−40		110	°C

(1)   See APPLICATION SCHEMATIC.

DC CHARACTERISTICS

Typical values stated where T_A = 25°C and VDD = 14.4 V, MIN/MAX values stated where T_A = −40°C to 110°C and V_{DD} = 3 V to 20 V (unless otherwise noted).

SYMBOL	PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
Voltage Protection Threshold VCx						
V_{OV}	$V_{(PROTECT)}$ Overvoltage Detection	bq771600		4.300		V
		bq771601		4.225		V
		bq771602		4.225		V
		bq771603[1]		4.325		V
V_{HYS}	OV Detection Hysteresis	bq771600	250	300	400	mV
		bq771601, bq771602, bq771603	25	50	75	mV
V_{OA}	OV Detection Accuracy	T_A = 25°C	−10		10	mV
$V_{OADRIFT}$	OV Detection Accuracy Across Temperature	T_A = −40°C	−40		44	mV
		T_A = 0°C	−20		20	mV
		T_A = 60°C	−24		24	mV
		T_A = 110°C	−54		54	mV
Supply and Leakage Current						
I_{CC}	Supply Current	(V4–V3) = (V3–V2) = (V2–V1) = (V1–VSS) = 4.0 V (See Figure 13.)		1	2	µA
I_{IN}	Input Current at Vx Pins	(V4–V3) = (V3–V2) = (V2–V1) = (V1–VSS) = 4.0 V (See Figure 13.)	−0.1		0.1	µA
Output Drive OUT, CMOS Active High Versions Only						
V_{OUT1}	Output Drive Voltage, Active High	(V4–V3), (V3–V2), (V2–V1), or (V1–VSS) > V_{OV}, VDD = 14.4 V, I_{OH} = 100 µA	6			V
		If three of four cells are short circuited, only one cell remains powered and > V_{OV}, VDD = Vx (cell voltage), I_{OH} = 100 µA		VDD − 0.3		V
		(V4–V3), (V3–V2), (V2–V1), and (V1–VSS) < V_{OV}, VDD = 14.4 V, I_{OL} = 100 µA measured into OUT pin		250	400	mV
I_{OUTH1}	OUT Source Current (During OV)	(V4–V3), (V3–V2), (V2–V1), or (V1–VSS) > V_{OV}, VDD = 14.4 V, OUT = 0 V. Measured out of OUT pin			4.5	mA
I_{OUTL1}	OUT Sink Current (No OV)	(V4–V3), (V3–V2), (V2–V1), and (V1–VSS) < V_{OV}, VDD = 14.4 V, OUT = VDD. Measured into OUT pin	0.5		14	mA
Output Drive OUT, NCH Open Drain Active Low Versions Only						
V_{OUT2}	Output Drive Voltage, Active Low	(V4–V3), (V3–V2), (V2–V1), or (V1–VSS) > V_{OV}, VDD = 14.4 V, I_{OL} = 100 µA measured into OUT pin		250	400	mV
I_{OUTH2}	OUT Sink Current (During OV)	(V4–V3), (V3–V2), (V2–V1), or (V1–VSS) > V_{OV}, VDD = 14.4 V. OUT = VDD. Measured into OUT pin	0.5		14	mA
I_{OUTLK}	OUT Pin Leakage	(V4–V3), (V3–V2), (V2–V1), and (V1–VSS) < V_{OV}, VDD = 14.4 V, OUT = VDD. Measured out of OUT pin			100	nA

(1)   Product Preview only

Product Folder Links: *bq771600 bq771601 bq771602*

DC CHARACTERISTICS (continued)

Typical values stated where T_A = 25°C and VDD = 14.4 V, MIN/MAX values stated where T_A = –40°C to 110°C and V_{DD} = 3 V to 20 V (unless otherwise noted).

SYMBOL	PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
Delay Timer						
t_{CD}	OV Delay Time	C_{CD} = 0.1 μF (For capacitor sizing, see PIN DETAILS.)	1	1.5	2	s
V_{CD}	CD Fault Detection External Comparator Threshold, Initial Charge Value	The CD pin will first be quickly charged to this value before being discharged back to VSS.		1.5		V
$t_{CHGDELAY}$	CD Charging Delay	OVP to OUT delay with CD shorted to ground	20		170	ms
I_{CHG}	OV Detection Charging Current	CD pin fast charging current from VSS to V_{CD} to begin delay countdown		300		μA
I_{DSG}	OV Detection Discharging Current	CD pin discharging current from V_{DELAY} to VSS		100		nA

## TYPICAL CHARACTERISTICS

Figure 4. Overvoltage Threshold (OVT) vs. Temperature


Figure 5. Hysteresis V_{HYS} vs. Temperature


Figure 6. I_{DD} Current Consumption vs. Temperature at VDD = 16 V

Figure 7. I_{CELL} vs. Temperature at V_{CELL}= 9.2 V

Figure 8. Output Current I_{OUT} vs. Temperature

Figure 9. V_{OUT} vs. V_{DD}

Product Folder Links: *bq771600 bq771601 bq771602*

APPLICATION INFORMATION

Figure 10 shows each external component.

Figure 10. Application Configuration

NOTE

In the case of an Open Drain Active Low configuration, an external pull-up resistor is required on the OUT terminal.

Changes to the ranges stated in Table 1 will impact the accuracy of the cell measurements.

Changes to the ranges stated in Table 1 will impact the accuracy of the cell measurements.

Table 1. Parameters

PARAMETER	EXTERNAL COMPONENT	MIN	NOM	MAX	UNIT
Voltage monitor filter resistance	RIN	900	1000	1100	Ω
Voltage monitor filter capacitance	CIN	0.01		0.1	µF
Supply voltage filter resistance	RVD	100		1K	Ω
Supply voltage filter capacitance	CVD		0.1		µF
CD external delay capacitance	CCD		0.1	1	µF
OUT Open drain version pull-up resistance to PACK+	ROUT		100k		Ω

NOTE

The device is calibrated using an R_{IN} value = 1 kΩ. Using a value other than this recommended value changes the accuracy of the cell voltage measurements and V_{OV} trigger level.

Product Folder Links: *bq771600 bq771601 bq771602*

APPLICATION SCHEMATIC

Figure 11. 2-Series Cell Configuration with Capacitor-Programmed Delay

Figure 12. 3-Series Cell Configuration with Capacitor-Programmed Delay

NOTE
In these application examples of 2s and 3s, an external pull-up resistor is required on the OUT terminal to configure for an Open Drain Active Low operation.

CUSTOMER TEST MODE

It is possible to reduce test time for checking the overvoltage function by simply shorting the external CD capacitor to VSS. In this case, the OV delay would be reduced to the $t_{(CHGDELAY)}$ value, which has a maximum of 170 ms.

> **CAUTION**
>
> Avoid exceeding any Absolute Maximum Voltages on any pins when placing the part into Customer Test Mode. Also avoid exceeding Absolute Maximum Voltages for the individual cell voltages (V4–V3), (V3–V2), (V2–V1), and (V1–VSS). Stressing the pins beyond the rated limits may cause permanent damage to the device.

Figure 13 shows the timing for the Customer Test Mode.

**Figure 13. Timing for Customer Test Mode**

Product Folder Links: *bq771600 bq771601 bq771602*

Figure 14 shows the measurement for current consumption for the product for both VDD and Vx.


Figure 14. Configuration for IC Current Consumption Test

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Samples (Requires Login)
BQ771600DPJR	ACTIVE	WSON	DPJ	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
BQ771600DPJT	ACTIVE	WSON	DPJ	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
BQ771601DPJR	ACTIVE	WSON	DPJ	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
BQ771601DPJT	ACTIVE	WSON	DPJ	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
BQ771602DPJR	ACTIVE	WSON	DPJ	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
BQ771602DPJT	ACTIVE	WSON	DPJ	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ771600DPJR	WSON	DPJ	8	3000	330.0	12.4	3.3	4.3	1.1	8.0	12.0	Q2
BQ771600DPJT	WSON	DPJ	8	250	180.0	12.4	3.3	4.3	1.1	8.0	12.0	Q2
BQ771601DPJR	WSON	DPJ	8	3000	330.0	12.4	3.3	4.3	1.1	8.0	12.0	Q2
BQ771601DPJT	WSON	DPJ	8	250	180.0	12.4	3.3	4.3	1.1	8.0	12.0	Q2
BQ771602DPJR	WSON	DPJ	8	3000	330.0	12.4	3.3	4.3	1.1	8.0	12.0	Q2
BQ771602DPJT	WSON	DPJ	8	250	180.0	12.4	3.3	4.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ771600DPJR	WSON	DPJ	8	3000	367.0	367.0	35.0
BQ771600DPJT	WSON	DPJ	8	250	210.0	185.0	35.0
BQ771601DPJR	WSON	DPJ	8	3000	367.0	367.0	35.0
BQ771601DPJT	WSON	DPJ	8	250	210.0	185.0	35.0
BQ771602DPJR	WSON	DPJ	8	3000	367.0	367.0	35.0
BQ771602DPJT	WSON	DPJ	8	250	210.0	185.0	35.0

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	**TI E2E Community**	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		