1,024/2,048/4,096-Bit Serial Electrically Erasable PROM BR24C01A/BR24C01AF BR24C02/BR24C02F BR24C04/BR24C04F

Features

- · Low power CMOS technology
- 2.7V to 5.5V Operation
- Two wire serial interface bbus I²CTM compatible
- Low power consumption
- 0.2mA (typ.) active current : 5V
- 1.0 µA (typ.) stanby current : 5V
- Automatic Word Address Incrementing

 Sequential register read
- · Automatic erace-before-write
- Page write buffer for up to 4 bytes : BR24CO1A/AF up to 4 bytes : BR24CO2/F up to 16 bytes : BR24CO4/F
- Hardware and software write protection
 - Defaults to write-disabled state at power up
 - Software instructions for write-enable/disable
 - Vcc lockout inadvertent write protection
- Noise filters at SCL and SDA pins
- 8-pin DIP/8-pin SOP packages
- 100,000 ERASE/WRITE cycles
- 10 years Data Retention

A0 1	$\overline{}$	B Vcc
A1 2	BR24C01A BR24C01AF	7 TEST
A2 3	BR24C02 BR24C02F	8 SCL
GND 4		5 SDA

Pin names

Pin configurations

Pin Name	Function
A0, A1, A2	Slave address setting pin
SCL	Serial data clock
SDA	Serial data input/output
TEST	GND connection
Vcc	Power supply
GND	Ground

Pin configurations



Pin names

Pin Name	Function
A0	NC
A1, A2	Slave address setting pin
SCL	Serial data clock
SDA	Serial data input/output
TEST	GND connection
Vcc	Power supply
GND	Ground

118

BR24C01A/BR24C01AF/BR24C02/BR24C02F/ BR24C04/BR24C04F

Overview

The BR24C01A/AF, BR24C02/F, and BR24C04/F are 2-wire serial EEPROMs which are electrically programmable. The configurations are as follows :

 $\begin{array}{l} \mathsf{BR24C01A/AF:128\times8\ bit\ 1K\ serial\ EEPROM}\\ \mathsf{BR24C02/F:256\times8\ bit\ 2K\ serial\ EEPROM}\\ \mathsf{BR24C04/F:512\times8\ bit\ 4K\ serial\ EEPROM} \end{array}$

Block diagram

BR24C01A/AF



BR24C02/F



BR24C04/F



ROHM

119

2 wire serial (I²C BUS Type)

EEPROM

●Absolute maximum ratings (Ta=25℃)

Parameter	Symbol	Limits		Unit
Applied voltage	Vcc	-0.3~6.5		V
Power dissipation		DIP8 pin	500*1	
	Pd	SOIP8 pin	350* ²	mW
Storage temperature	Tstg	-65~125		ç
Operating temperature	Topr	-40~ 85		ĉ
Terminal voltage	-	-0.3~Vcc+0.3		V

*1 Reduced by 5.0mW for each increase in Ta of 1°C over 25°C.

*2 Reduced by 3.5mW for each increase in Ta of 1°C over 25°C.

Recommended operating conditions (Ta=25°C)

Parameter	Symbol	Limits	Unit	
Power supply voltage		2.7~5.5 (WRITE)	V	
	Vcc -	2.7~5.5 (READ)	V	
Input voltage	Vin	0~Vcc	V	

•Electrical characteristics

DC characteristics (Unless otherwise specified, Ta=40 to 85°C, Vcc=2.7 to 5.5V)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
"H" input voltage	Viн	0.7Vcc	—	-	٧	
"L" input voltage	Vı∟		_	0.3Vcc	V	
"L" output voltage	Vo∟		, 	0.4	V	loL=3.0mA (SDA)
Input leakage current	<u> </u>	-10	_	10	μA	VIN=0V~Vcc
Output leakage current	llo	-10	_	10	μA	Vout=0V~Vcc
Operating current consumption	lcc		_	1.0	mA	Vcc=5.5V, fscL=100kHz
Standby current	lse		_	2.0	μA	Vcc=5.5V, SDA · SCL=Vcc
SCL frequency	fsci.		-	100	kHZ	

rohm

BR24C01A/BR24C01AF/BR24C02/BR24C02F/ BR24C04/BR24C04F

Operating timing characteristics (Unless otherwise specified, Ta=-40 to 85°C, Vcc=2.7 to 5.5V)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Data clock HIGH time	tнigh	4.0		-	μS
Data clock LOW time	tLow	4.7		_	μS
SDA/SCL rise time	ta	_	-	1.0	μS
SDA/SCL fall time	tr	_	_	0.3	μS
Start condition hold time	the : STA	4.0		-	μS
Start condition setup time	ts∪:STA	4.7	_	-	μS
Input data hold time	thd : DAT	0	· _	-	nS
Input data setup time	tsu:DAT	250	_	-	nS
Output data delay time	teo	0.3	-	3.5	μS
Output data hold time	. ton	0.3		_	μS
Stop condition setup time	tsu : STO	4.7		_	μS
Bus open time before start of transfer	teur	4.7	-		μS
Internal write cycle time *1	twei			10	mS
*2	twn2	_	-	25	mS
Nolse erase valid time (SCL/SDA pins)	tl	-	_	0.1	μS

*1 V_{CC} = 4.5 to 5.5 V

*2 V_{CC} = 2.7 to 4.5 V

OThis product is not designed to withstand radiation.

2 wire serial (I²C BUS Type)

Memory ICs

ROHM

121

Timing chart





122

Circuit operation

(1) Start condition (recognition of start bit)

Before executing any command, when SCL is HIGH, a start condition (start bit) is required to cause SDA to fall from HIGH to LOW. This IC is designed to constantly detect whether there is a start condition (start bit) for the SDA and SCL line, and no commands will be executed unless this condition is satisfied.

(See Figure 1 for the synchronized data input/output timing.)

(2) Stop condition (recognition of stop bit)

To stop any command, a stop condition (stop bit) is required. A stop condition is achieved when SDA goes from LOW to HIGH while SCL is HIGH. This enables commands to be completed.

(See Figure 1 for the synchronized data input/output timing.)

(3) Precautions concerning write commands

In the WRITE mode, the transferred data is not written to the memory unless the stop bit is executed.

(4) Device addressing

♦ With the BR24C01A/AF and BR24C02/F

Make sure the slave address is output from the master immediately after the start condition.

The upper four bits of the slave address are used to determine the device type. The device code for this IC is fixed at "1010".

The next three bits of the slave address (A2, A1, A0 ···· device address) are used to select the device. This IC can address up to eight devices on the same bus. The lowermost bit of the slave address (R/W···· READ/WRITE) is used to set the write or read mode as follows.

R/W set to 0 · · · Write

(Random read word address setting is also 0)

R/W set to 1 · · · Read

1010	A2	A1	A0	R/W

♦ With the BR24C04/F

Make sure the slave address is output from the master in continuation with the start condition.

The upper four bits of the slave address are used to determine the device type. The device code for this IC is fixed at "1010".

The next two bits of the slave address (A2, A1 · · · device address) are used to select the device. This IC can address up to four devices on the same bus. The next bit of the slave address (PS · · · Page Select) is used to select the page. As shown below, it can write to or read from any of the 256 words in the two pages in memory.

PS set to 0 · · · Page 1 (000 to 0FF)

PS set to 1 ··· Page 2 (100 to 1FF)

2 wire serial (I²C BUS Type) The lowermost bit of the slave address (R/W ··· READ/WRITE) is used to set the write or read mode as follows.

R/W set to 0 · · · Write

(Random read word address setting is also 0) R/W set to 1 · · · Read

1010	A2	A1	PS	R/W		

EEPRON

RD) i M

Circuit operation

(5) ACK signal

The acknowledge signal (ACK signal) is determined by software and is used to indicate whether or not a data transfer is proceeding normally. The transmitting device, whether the master or slave, opens the bus after an 8-bit data output (μ -COM when a write or read command of the slave address input; this IC when reading data).

For the receiving device during the ninth clock cycle, SDA is set to LOW and an acknowledge signal (ACK signal) is sent to indicate that it received the 8-bit data (this IC when a write command or a read command of the slave address input, μ -COM when a read command data output).

This IC outputs a LOW acknowledge signal (ACK signal) after recognizing the start condition and slave ad dress (8 bits).

When data is being written to this IC, a LOW acknowledge signal (ACK signal) is output after the receipt of each eight bits of data (word address and write data). When data is being read from the IC, eight bits of data (read data) are output and the IC waits for a returned LOW acknowledge signal (ACK signal). When an acknowledge signal (ACK signal) is detected and a stop condition is not sent from the master (μ -COM) side, the IC continues to output data. If an acknowledge signal (ACK signal) is not detected, the IC interrupts the data transfer and ceases reading operations after recognizing the stop condition (stop bit). The IC then enters the waiting or standby state.

(See Figure 3 for acknowledge signal (ACK signal) response.)



Fig.3 Acknowledge (ACK signal) response (during write and read slave address input)

124

rohm

1



(6) Byte write



· Data is written to the address designated by the word address (n address).

· After eight bits of data are input, the data is written to the memory cell by issuing the stop bit.

Circuit operation



- Fig.7 Page write cycle (BR24C01A/AF)
- · A 4-byte write is possible using this command.
- The page write command arbitrarily sets the upper five bits (WA6 to WA2) of the word address. The lower two bits (WA1 and WA0) can write up to four bytes of data with the address being incremented internally.



- · A 4-byte write is possible using this command.
- The page write command arbitrarily sets the upper six bits (WA7 to WA2) of the word address. The lower two bits (WA1 and WA0) can write up to four bytes of data with the address being incremented internally.





• A 16-byte write is possible using this command.

 The page write command arbitrarily sets the upper four bits (WA7 to WA4) of the word address. The lower four bits (WA3 to WA0) can write up to 16 bytes of data with the address being incremented internally.

Rohm

BR24C01A/BR24C01AF/BR24C02/BR24C02F/ BR24C04/BR24C04F

(8) Current read







Fig.11 Current read cycle (BR24C02/F)



- · This IC increments the address by one position by using the internal circuit address count. It records the final word address (n address) of the executed write - read command.
- This command reads the data of the next word address (n + 1 address) of the final write word address after the execution of the previous command.
- · When an ACK signal LOW is detected after D0 and a stop condition is not sent from the master (μ-COM), the next word address data can be read. [All words all read enabled] (See Figures 16 to 18 for the sequential read cycles.)
- This command is ended by inputting HIGH to the ACK signal after D0 and raising the SDA signal (stop condition) by setting SCL to HIGH.



127

2 wire serial (I²C BUS Type)

EEPROM

BR24C01A/BR24C01AF/BR24C02/BR24C02F/ BR24C04/BR24C04F



- This command can read the designated word address data.
- When an ACK signal LOW is detected after D0 and a stop condition is not sent from the master (μ-COM), the next word address data can be read. [All words all read enabled]
 (See Figures 16 to 18 for the sequential read cycles.)
- This command is ended by inputting a HIGH signal to the ACK signal after D0 and raising the SDA signal (stop condition) by raising SCL to HIGH.





- (Example: For a current read)
- When an ACK signal LOW is detected after D0 and a stop condition is not sent from the master (μ-COM), the next word address data can be read. [All words can be read]
- This command is ended by inputting a HIGH signal to the ACK signal after D0 and raising the SDA signal (stop condition) using the SCL signal HIGH.
- · Sequential reading can also be done with a random read.

BR24C01A/BR24C01AF/BR24C02/BR24C02F/ BR24C04/BR24C04F

Operation notes

ODuring power rise

During power rise, the Vcc may rise passing through the low voltage domain in which the IC internal circuit does not work. For this reason, there is a risk of misoperation when the power rises without full IC internal reset. To prevent this, pay attention to the following points during a power rise.

- 1. Set SCL = SDA = "HIGH"
- 2. Raise the power so as to activate the Power On Reset (P.O.R.) circuit.

Follow the steps below as to operate the P.O.R. circuit properly.

- 1. Set the power rise time (tR) to within 10ms.
- 2. Set the OFF domain for once power has been cut to 100ms minimum.



OSDA terminal pull-up resistance

The SDA terminal is an open drain output. Consequently, it requires an external pull-up resistance. The appropriate pull-up resistance value is selected from the IC VOL-IOL features, which have been appended as measuring data, as well as VIL and ILI and other personal icons that control the IC in question.







130

Notes

- The contents described in this catalogue are correct as of March 1997.
- No unauthorized transmission or reproduction of this book, either in whole or in part, is permitted.
- The contents of this book are subject to change without notice. Always verify before use that the contents are the latest specifications. If, by any chance, a defect should arise in the equipment as a result of use without verification of the specifications, ROHM CO., LTD., can bear no responsibility whatsoever.
- Application circuit diagrams and circuit constants contained in this data book are shown as examples of standard use and operation. When designing for mass production, please pay careful attention to peripheral conditions.
- Any and all data, including, but not limited to application circuit diagrams, information, and various data, described in this catalogue are intended only as illustrations of such devices and not as the specifications for such devices. ROHM CO., LTD., disclaims any warranty that any use of such device shall be free from infringement of any third party's intellectual property rights or other proprietary rights, and further, assumes absolutely no liability in the event of any such infringement, or arising from or connected with or related to the use of such devices.
- Upon the sale of any such devices; other than for the buyer's right to use such devices itself, resell or otherwise dispose of the same; no express or implied right or license to practice or commercially exploit any intellectual property rights or other proprietary rights owned or controlled by ROHM CO., LTD., is granted to any such buyer.
- The products in this manual are manufactured with silicon as the main material.
- The products in this manual are not of radiation resistant design.

The products listed in this catalogue are designed to be used with ordinary electronic equipment or devices (such as audio-visual equipment, office-automation equipment, communications devices, electrical appliances, and electronic toys). Should you intend to use these products with equipment or devices which require an extremely high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers, or other safety devices) please be sure to consult with our sales representatives in advance.

- Notes when exporting
 - It is essential to obtain export permission when exporting any of the above products when it falls under the category of strategic material (or labor) as determined by foreign exchange or foreign trade control laws.
 - Please be sure to consult with our sales representatives to ascertain whether any product is classified as a strategic material.