PLL frequency synthesizer for tuners BU2615S / BU2615FS

The BU2615 PLL frequency synthesizers work up through the FM band. Featuring low radiation noise, low power consumption, and highly sensitive built-in RF amps, they support an IF count function.

Applications

Tuners (Mini components, radio cassette players, radio equipment, etc.)

Features

- 1) Built-in high-speed prescaler can divide 130MHzVCO.
- Basic oscillation of 75kHz keeps unnecessary radiation noise to a low level.
- Low current dissipation (during operation: 4mA, PLL OFF: 100µA)
- In addition to the standard FM and AM, also offers the following 7 frequencies: 25kHz, 12.5kHz, 6.25kHz, 3.125kHz, 5kHz, 3kHz, and 1kHz.

• Absolute maximum ratings (Ta = 25° C)

- 5) Counter for measurement of intermediate frequencies.
- 6) Unlock detection
- Seven output ports (open drain). The BU2614, with three output ports, is also available.
- 8) Serial data input (CE, CK, DA)

Par	ameter	Symbol	Limits	Unit	Conditions
Power supp	ly voltage	Vdd	-0.3~+7.0	V	VDD1,VDD2
Maximum input voltage 1		VIN1	-0.3~+7.0	V	CE, CK, DA
Maximum input voltage 2		VIN2	-0.3~VDD+0.3	V	XIN, FMIN, AMIN, IFIN
Maximum output voltage 1		Vout1	-0.3~+10.0	V	P0 , P1, P2, P3, P4, P6, CD
Maximum o	Maximum output voltage 2		-0.3~VDD+0.3	V	PD1, PD2, P5, XOUT
Maximum o	utput current	Ιουτ	0~+3.0	mA	P0 , P1, P2, P3, P4, P6, CD
Power	BU2615		600 ^{*1}		
dissipation	BU2615FS	Pd	450* ²	mW	
Operating te	emperature	Topr	-10~+75	ĉ	
Storage tem	perature	Tstg	-55~+125	ĉ	

*1 Reduced by 6.0mW for each increase in Ta of 1°C over 25°C.

*2 Reduced by 4.5mW for each increase in Ta of 1°C over 25°C.

Recommended operating power supply voltage

Parameter	Symbol	Limits	Unit
Power supply	VDD1	2.7~6.0	V
voltage	Vdd2	4.0~6.0	V

Block diagram



Pin assignments





Pin descriptions

Pin	No.	Symbol	Pin name	Function	
BU2615S	BU2615FS	Symbol	Finname	Function	1/0
1	1	XOUT	Crystal assillation	For generation of standard frequency and internal clock.	OUT
2	2	XIN	Crystal oscillation	Connected to 75 kHz crystal resonator.	IN
4	3	CE	Chip enable	When CE is H, DA is synchronous with the rise of CK and	
5	4	DA	Serial data	IN	
6	5	СК	Clock signal	the CD terminal synchronous to the rise of CK.	
7	6	CD	Count data	Frequency data and unlock data are output.	
8	7	P0		Controlled on the basis of input data.	
9	8	P1			Nch open drain
10	9	P3	0.1.1.1		
11	10	P4	Output port		
12	11	P5/PD2		P5/PD2 can be switched between output port and phase	CMOS/3-state
13	12	P6		comparison output on the basis of input data.	Nch open drain
14	13	IFIN	IF input	Input for frequency measurement.	IN
15	14	P 2	Output port	Controlled on the basis of input data.	Nch open drain
16	15	AMIN	AM input	Local input for AM	IN
17	16	FMIN	FM input	Local input for FM	IN
18	17	V _{DD2}	Power supply 2	4.0V to 6.0V applied for high-speed circuit power supply.	_
19	18	V _{DD1}	Power supply 1	Power supply for logic. 2.7V to 6.0V	_
21	19	PD1	Phase comparison output	High level when value obtained by dividing local output is	3-state
22	20	Vss	GROUND	higher than standard frequency. Low level when value is lower. High impedance when value is same.	_
3.20	_	N.C.	N.C.	No internal connection.	_

●Electrical characteristics (unless otherwise noted, Ta = 25°C, V_{DD}1 = V_{DD}2 = 5.0V)

-			,	,		,	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions	
Power supply current 1	DD1	-	5.0	10.0	mA	FMIN=130MHz, 100mVrms	17-pin current
Power supply current 2	DD2	-	100	150	μA		18-pin current
Quiescent current	IDD3	-	150	300	μA	No input, PLL = OFF	17-pin current
Input high level voltage	Vн	4.0	—	—	V	CE, CK, DA terminals	
Input low level voltage	Vı∟	-	-	1.0	V	CE, CK, DA terminals	
Input high level current 1	Іінт	-	-	1.0	μA	CE, CK, DA terminals	VIN=VDD
Input high level current 2	Іінг	-	0.3	—	μA	XIN terminal	VIN=VDD
Input high level current 3	Іінз	-	6.0	—	μA	FMIN, AMIN, IFIN terminals	VIN=VDD
Input low level current 1	liL1	-1.0	-	-	μA	CE, CK, DA terminals	VIN=Vss
Input low level current 2	I ⊪2	-	-0.3	-	μA	XIN terminal	VIN=Vss
Input low level current 3	lil3	-	-6.0	—	μA	FMIN, AMIN, IFIN terminals	VIN=VSS
Output low level voltage 1	Vol1	-	0.2	0.5	V	P0 , P1, P2, P3, P4, P6, CD	1 ₀ =1.0mA
Off level leakage current 1	OFF1	-	-	1.0	μA	P0 , P1, P2, P3, P4, P6, CD	Vo=10V
Output low level voltage 2	Vol2	-	0.1	0.5	V	FMIN, AMIN, IFIN terminals	loυτ=0.1mA
Output high level voltage	Vон	Vpp-1.0	VDD-0.3	_	V	PD1, PD2, P5	louτ=-1.0mA
Output low level voltage	Vol	-	0.2	1.0	V	PD1, PD2, P5	loυτ=1.0mA
Off level leakage current 2	OFF2	-	-	100	nA	PD1, PD2	/out=Vdd
Off level leakage current 3	OFF3	-100	—	_	nA	PD1, PD2	/out=Vss
Internal feedback resistor 1	RF1	-	10	—	MΩ	XIN	
Internal feedback resistor 2	RF2	-	500	—	kΩ	FMIN, ANIN, IFIN terminals	
Input frequency 1	FIN1	10	75	160	kHz	XIN, sine wave, C coupling	
Input frequency 2	FIN2	10	—	130	MHz	FMIN, sine wave, C coupling	VIN = 50 mVrms
Input frequency 3	Fing	0.4	—	30	MHz	AMIN1, sine wave, C coupling	y VIN = 70 mVrms
Input frequency 4	FIN4	0.4	—	16	MHz	IFIN, sine wave, C coupling V	in = 70 mVrms
Maximum input amplitude	FINMAX	-	-	1.5	Vrms	XIN, FMIN, AMIN, IFIN, sine v	wave, C coupling
Minimum pulse amplitude	TW	-	1.0	—	μs	CK, DA	
Input rise time	TR	—	—	500	ns	CE, CK, DA	
Input fall time	TF	-	—	500	ns	CE, CK, DA	

Explanation of the data

(1) Division data: For D_0 through D_{15} (When S = 1, use D_4 through D_{15} .)

(1)	(1) Division data: For D_0 through D_{15} (When S = 1, use D_4 through D_{15} .)															
D٥	Dı	D2 I	D₃	D4	D5	D6	D7	D8	D9	D10	D	11	D12	D13	D14	D15
Exam	ples:															
Divide	e ratio=1	100(D)	110)0(D)∹	-2=55	50(D)=	=226(H) S=	0, PS=	=0 Div	vide	rati	io is do	ouble th	ne set v	alue.
0	1 1	0		0	1	0	0	0	1	0	0		0	0	0	0
Divide	e ratio=1	107(D)=	=453	3(H)	S=1, F	PS=1										
1	1 0	0		1	0	1	0	0	0	1	0		0	0	0	0
Divide	e ratio=9															
×	\times \times	×		0	1	1	1	1	0	0	1		1	1	0	0
	CT: Frequ	-			-	nning	data									
	1: Beginning of measurement 0: Internal counter is reset, IFIN is pulldown.															
	0: Interna Output po							26								
	1: Open c						4, F J, I	-0								
	0: Open o		•	•		·										
(4) I	R0, R1, F	2, stand	dard	freque	ency da	ita										
	Data							_								
R₀	Rı	R ₂		Standard frequency												
0	0	0		25kHz				_								
0	0	1		12.5kHz												
0	1	0			6.25	kHz										
0	1	1			5	kHz										
1	0	0			3.125	kHz										
1	0	1			3	kHz										
1	1	0			11	kHz										
1	1	1			%PLL	OFF										
* FMI	N = pulldowr	i, AMIN = p	oulldo	wn, PD =	= high imp	pedance	9	_								
(5)	S: switch	betwee	n FN	1IN an	d AMIN	1										
	0: FMIN			~												
• •	PS: If this						selecte	ed,								
	swallow c CH: If thi						5 anes	to								
	phase co						-									
	GT: Freq	•		•				ck								
(detection	ON/OF	F													
СТ	GT	Frec	lueno	cy mea	sureme	nt	Unlock	detectior	Da	ta outpu	ıt					
	-			0.55					1	110						

СТ	GT	Frequency measurement	Data output	
0	0	OFF	OFF	NG
0	1	OFF	ON	
1	0	ON gate time 16 ms	ON	OK
1	1	ON gate time 32 ms	ON	

(9) TS: Test data. Input(0).

BU2615S / BU2615FS

Audio ICs

Input data format





Do	D1	D2	D₃	D4	D₅	D6	D7	Dଃ	D۹	D10	D11	D12	D13	D14	D15
←	← Input done from D₀.														
Po	P1	P2	Рз	P4	P₅	P6	СТ	Ro	Rı	R₂	S	PS	СН	GT	тs

Output data format CE output is LO.



 $T_1, T_2 > 1 \mu s$

Output data includes pullup resistance.

Output data format

LSB

Co	C1	C2	C₃	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15
•	← Output done from C₀.							C17	C18	C19	U٥	U1	U2	Uз	

% Data output only possible when CT = 1 or GT = 1.

Frequency counter

(1) Structure



(2) How the frequency counter operates

When control data CT equals 1, the 20-bit counter and the amp go into operation. When CT equals 0, input pulldown and the counter are reset. Measuring time (gate pulse) is selected (16ms/32ms) on the basis of control data GT. When control data CT equals 0, the counter is reset.

(3) Explanation of output data

Do: LSB D19: MSB

How the unlock detection circuit operates

When control data GT equals 1, or CT equals 1, the unlock detection circuit goes into operation for 8ms. When CT equals 1, the unlock detection circuits stops operating before the frequency counter gate pulse is emitted. When CT equals 0, or GT equals 0, the unlock detection circuit is reset.



Explanation of output data

UO	U1	U2	U3					
0	0	0	0		<	ERR	<	7 µ s
1	1	1	0	7μs	<	ERR	<	13 µ s
1	1	0	0	13 µ s	<	ERR	<	26 µ s
1	1	1	0	26 µ s	<	ERR	<	54 µ s
1	1	1	1	54 μs	<	ERR	<	

How the frequency counter and unlock detection circuit operate

(1) When CT = 1: Frequency count and unlock detection are carried out.



(2) When CT = 0 and GT = 1: Only unlock detection is carried out.



•Explanation of CD terminal

When frequency measurement or unlock detection is finished, the CD terminal goes to LO to indicate that the count and unlock detection have finished. It also synchronizes with CK to output counter data. When the next data is input, it goes to HI.



External dimensions (Units: mm)



